index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
skylake
/
bootblock
Age
Commit message (
Expand
)
Author
2018-12-13
cpuid: Add helper function for cpuid(1) functions
Subrata Banik
2018-11-08
soc/intel/skylake: Add PCH sku id's supported for KBL
Praveen hodagatta pranesh
2018-10-11
src: Replace MSR addresses with macros
Elyes HAOUAS
2018-08-20
soc/intel/common/block: Move common uart function to block/uart
Subrata Banik
2018-08-10
src: Fix typo
Elyes HAOUAS
2018-08-06
src/soc/intel: Add AML IGD in platform reporting
Gaggery Tsai
2018-07-09
src/soc: Use "foo *bar" instead of "foo* bar"
Elyes HAOUAS
2018-06-28
soc/intel/common/block: Move p2sb common functions into block/p2sb
Subrata Banik
2018-06-14
src: Get rid of device_t
Elyes HAOUAS
2018-05-22
bootblock: Allow more timestamps in bootblock_main_with_timestamp()
Julius Werner
2018-03-26
soc/intel: Add KBL-S MCH and some KBL PCH support
Gaggery Tsai
2018-03-09
soc/intel/skylake: Move PCR DMI programming into bootblock
Subrata Banik
2018-02-07
soc/intel/skylake: Add Kabylake PCH H device ID's
V Sowmya
2018-01-25
soc/intel/skylake: Clean up the skylake PCH H device ID macros
V Sowmya
2017-12-22
ic2/designware: Move Intel i2c logic to shared driver
Chris Ching
2017-12-08
soc/intel/skylake: Clean up bootblock/report_platform.c
Subrata Banik
2017-12-07
soc/intel/skylake: Clean up UART code
Aamir Bohra
2017-11-15
soc/intel/skylake: Make use of common CSE code for skylake
Subrata Banik
2017-10-05
soc/intel/skylake: Add support in SKL for PMC common code
Shaunak Saha
2017-10-03
soc/intel/skylake: Enable common LPC IP
Ravi Sarawadi
2017-09-22
soc/intel/skylake: add Kabylake Celeron base SKU
Gaggery Tsai
2017-08-16
soc/intel/skylake: Add proper support to enable UART2 in 16550 mode
Subrata Banik
2017-08-10
soc/intel/common/uart: Refactor uart_common_init
Furquan Shaikh
2017-07-11
soc/intel/skylake: Fix PMC address range setup for PCH-H
Nico Huber
2017-07-11
soc/intel/skylake: Set generic I/O decode ranges early
Nico Huber
2017-07-01
soc/intel/skylake: Remove unnecessary P-State and Flex Ratio assignment
Barnali Sarkar
2017-06-23
soc/intel/skylake: Use CPU MP Init Common code
Barnali Sarkar
2017-06-09
soc/intel/skylake: Use CPU common library code
Barnali Sarkar
2017-06-09
soc/intel/skylake: Move update microcode from cbfs to mp_ops callbacks
Barnali Sarkar
2017-06-06
soc/intel/skylake: Use PCI IDs from device/pci_ids.h
Subrata Banik
2017-06-05
soc/intel/skylake: Add config for cpu base clock frequency
Aamir Bohra
2017-06-05
soc/intel/common/block: add bios caching to fast spi module
Aaron Durbin
2017-05-18
intel/common/block/i2c: Add common block for I2C and use the same in SoCs
Rizwan Qureshi
2017-05-09
soc/intel/skylake: Use intel/common/block/smbus code
Aamir Bohra
2017-05-02
soc/intel/skylake: Clean up code by using common FAST_SPI module
Barnali Sarkar
2017-04-28
soc/intel/skylake: Use ITSS common code
Bora Guvendik
2017-04-25
soc/intel: Unify `timestamp.inc`
Paul Menzel
2017-04-25
lib: provide clearer devicetree semantics
Aaron Durbin
2017-04-24
soc/intel/skylake: Add ID's for Kabylake-R
Naresh G Solanki
2017-04-11
soc/intel/skylake: Use intel/common/uart driver
Aamir Bohra
2017-04-11
soc/intel/skylake: Use LPSS common library
Aamir Bohra
2017-04-10
soc/intel/skylake: Use RTC common code
Subrata Banik
2017-04-10
soc/intel/skylake: Use common PCR module
Subrata Banik
2017-04-06
soc/intel/skylake: Add support for GSPI controller
Furquan Shaikh
2017-03-28
soc/intel/skylake: Clean up code by using common System Agent module
Subrata Banik
2017-03-28
soc/pci_devs.h: Use consistent naming in soc/pci_devs.h
Subrata Banik
2017-03-28
soc/intel/common/block: Add cache as ram init and teardown code
Subrata Banik
2017-03-24
soc/intel/skylake: Use C entry code for MTRR programming
Subrata Banik
2017-03-17
soc/intel/skylake: Fix remaining issues detected by checkpatch
Lee Leahy
2017-03-17
soc/intel/skylake: Wrap lines at 80 columns
Lee Leahy
[next]