index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
skylake
/
chip.c
Age
Commit message (
Expand
)
Author
2020-10-19
soc/intel/skylake: Do not let FSP set the subsystem IDs
Benjamin Doron
2020-10-16
soc/intel/skylake: Rename PcieRpAspm devicetree config
Benjamin Doron
2020-10-15
soc/intel/skylake: Configure L1 substates for PCH root ports
Benjamin Doron
2020-10-12
soc/intel: Configure PAVP at compile-time
Benjamin Doron
2020-09-21
src/soc/intel: Drop unneeded empty lines
Elyes HAOUAS
2020-09-06
soc/intel: skl,cnl,icl,jsl,tgl: disable usb over-current pin by default
Michael Niewöhner
2020-08-13
soc/intel/skylake: Refactor ternary expressions
Felix Singer
2020-08-08
soc/intel/skylake: Enable CIO depending on devicetree configuration
Felix Singer
2020-08-08
soc/intel/skylake: Enable SA IMGU depending on devicetree configuration
Felix Singer
2020-08-08
soc/intel/skylake: Enable SDXC depending on devicetree configuration
Felix Singer
2020-08-07
soc/intel/skylake: Enable thermal subsystem depending on devicetree
Felix Singer
2020-07-29
soc/intel/skylake: Enable HDA depending on devicetree configuration
Felix Singer
2020-07-29
soc/intel/skylake: Enable HECI3 depending on devicetree configuration
Felix Singer
2020-07-29
soc/intel/skylake: Enable eMMC depending on devicetree configuration
Felix Singer
2020-07-29
soc/intel/skylake: Enable LAN depending on devicetree configuration
Felix Singer
2020-07-29
soc/intel/skylake: Enable SATA depending on devicetree configuration
Felix Singer
2020-07-26
src: Update bare access to BOOL CONFIG_ vals to CONFIG()
Martin Roth
2020-07-26
soc/skylake: Configure SATA options only if SATA is enabled
Felix Singer
2020-06-02
src: Remove unused 'include <bootstate.h>'
Elyes HAOUAS
2020-06-02
src: Remove unused 'include <bootmode.h>'
Elyes HAOUAS
2020-05-18
skylake: update processor power limits configuration
Sumeet R Pawnikar
2020-05-12
soc/intel/skylake: Add ability to set root port ASPM
Wim Vervoorn
2020-05-12
device/pci_device: Extract pci_domain_set_resources from SOC
Raul E Rangel
2020-05-11
treewide: Remove "this file is part of" lines
Patrick Georgi
2020-05-11
soc/intel/skylake: Allow setting of PcieRpMaxPayload
Wim Vervoorn
2020-05-04
soc/intel/skl: always enable SataPwrOptEnable
Michael Niewöhner
2020-05-02
acpi: Move ACPI table support out of arch/x86 (3/5)
Furquan Shaikh
2020-04-10
Replace DEVICE_NOOP with noop_(set|read)_resources
Nico Huber
2020-04-10
Drop unnecessary DEVICE_NOOP entries
Nico Huber
2020-04-06
soc/intel/skylake: Use SPDX for GPL-2.0-only files
Angel Pons
2020-04-02
Trim `.acpi_fill_ssdt_generator` and `.acpi_inject_dsdt_generator`
Nico Huber
2020-03-18
soc: Remove copyright notices
Patrick Georgi
2019-12-19
{drivers,soc}/intel/fsp2_0: Move chipset specific logo handling to SoC
Wim Vervoorn
2019-11-27
soc/skylake: Write the P2SB IBDF and HBDF registers in coreboot
Angel Pons
2019-11-16
intel/skylake: Use new PCIe RP devicetree update
Nico Huber
2019-11-02
soc/intel/skylake: set FSP param to enable or skip GOP
Michael Niewöhner
2019-10-26
soc/intel/skylake: move/rename files after drop of FSP 1.1
Michael Niewöhner
2019-10-26
soc/intel/skylake: drop support for FSP 1.1
Michael Niewöhner
2019-09-29
soc/intel: Rename <intelblocks/chip.h>
Kyösti Mälkki
2019-09-02
soc/skylake: prevent null pointer dereferences
Angel Pons
2019-07-18
soc/intel: Use config_of()
Kyösti Mälkki
2019-07-11
soc/intel/common/timer: Move USE_LEGACY_8254_TIMER into common/block/timer
Subrata Banik
2019-07-04
soc/intel: Replace uses of dev_find_slot()
Kyösti Mälkki
2019-04-26
soc/{amd,intel}/chip: Use local include for chip.h
Elyes HAOUAS
2019-03-24
soc/intel/common: Remove common chip config use_fsp_mp_init
Subrata Banik
2019-03-08
coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)
Julius Werner
2019-03-01
soc/intel/skylake: Unify serial IRQ options
Nico Huber
2019-01-27
src: Fix the warning "type 'hex' are always defined"
Elyes HAOUAS
2018-12-19
soc/intel/skylake: Generate DMAR tables for FSP 1.1 boards
Matt DeVillier
2018-10-09
soc/intel/skylake: Ensure FSP don't override ITSS IPCx registers
Subrata Banik
[next]