index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
skylake
/
me.c
Age
Commit message (
Expand
)
Author
2018-07-09
src/soc: Use "foo *bar" instead of "foo* bar"
Elyes HAOUAS
2018-03-30
soc/intel/skylake: Protect me_progress_rom_values array boundary
Kane Chen
2018-03-27
soc/intel/skylake: Do a heci_reset before reading ME firmware version
Furquan Shaikh
2018-02-28
soc/intel/skylake: Add support to print ME version
Furquan Shaikh
2017-11-15
soc/intel/skylake: Make use of common CSE code for skylake
Subrata Banik
2017-10-22
skylake/me: Add debug output of HFST registers
Youness Alaoui
2017-07-28
soc/intel/skylake: Remove incorrect ME PG-status print
Barnali Sarkar
2017-07-25
soc/intel/skylake: soc/intel/skylake: Initialize struct member to 0
Subrata Banik
2017-07-13
Rename __attribute__((packed)) --> __packed
Stefan Reinauer
2017-05-22
soc/intel/skylake: Display FPF status of CSME
Pratik Prajapati
2017-03-28
soc/pci_devs.h: Use consistent naming in soc/pci_devs.h
Subrata Banik
2017-03-17
soc/intel/skylake: Fix remaining issues detected by checkpatch
Lee Leahy
2017-03-17
soc/intel/skylake: Wrap lines at 80 columns
Lee Leahy
2016-10-16
soc/intel/skylake: Implement Global Reset MEI message
Subrata Banik
2015-07-16
soc/intel: Add Skylake SOC support
Lee Leahy
2015-07-16
soc/intel/skylake: Use Broadwell as comparision base for Skylake SOC
Lee Leahy