summaryrefslogtreecommitdiff
path: root/src/soc/intel/skylake
AgeCommit message (Expand)Author
2017-08-16soc/intel/skylake: Add proper support to enable UART2 in 16550 modeSubrata Banik
2017-08-15soc/intel/{cannonlake,skylake}: fix PCH_P2SB_EPMASK macroAaron Durbin
2017-08-10soc/intel/skylake: Enable UART debug controller on S3 resumeFurquan Shaikh
2017-08-10soc/intel/common/uart: Refactor uart_common_initFurquan Shaikh
2017-08-08soc/intel: Remove ACPI notification for fan speed changeSumeet Pawnikar
2017-08-08soc/intel/skylake: Log wakes caused by PME on internal bus and PCIE RPNaresh G Solanki
2017-08-03soc/intel/skylake: Skip disabled IGD deviceSubrata Banik
2017-07-28soc/intel/skylake: Remove incorrect ME PG-status printBarnali Sarkar
2017-07-27soc/intel/skylake/igd.c: check return value of init_igd_opregionMartin Kepplinger
2017-07-26soc/intel/skylake/chip.h: Provide enum values for SataModeNico Huber
2017-07-25soc/intel/skylake: Add IGD id for mobile Xeon with GT2Nico Huber
2017-07-25soc/intel/skylake: soc/intel/skylake: Initialize struct member to 0Subrata Banik
2017-07-25soc/intel/skylake: Skip Spi Flash Lockdown from FSPBarnali Sarkar
2017-07-24soc/intel/skylake: Use common opregion implementationPatrick Rudolph
2017-07-21soc/intel/skylake: Perform LPC offset read after lockdown operationSubrata Banik
2017-07-21soc/intel/skylake: Rectify LPC Lock Enable (LE) bit definitionSubrata Banik
2017-07-20soc/intel/skylake: Remove dead `CONFIG_PRE_GRAPHICS_DELAY`Nico Huber
2017-07-20soc/intel/skylake/igd: Remove dead quirk from dead code pathNico Huber
2017-07-20soc/intel/skylake: Fix broken memory info HOB scanningNico Huber
2017-07-18vboot: Remove get_sw_write_protect_state callbackJulius Werner
2017-07-18soc/intel/skylake: Enable SMBus based on mainboard configNaresh G Solanki
2017-07-18soc/intel/skylake: Remove Heci2 and Heci3 from wake resource listSubrata Banik
2017-07-17soc/intel/skylake: remove top_of_32bit_ram() declarationAaron Durbin
2017-07-14soc/intel/skylake: Set PsysPL2 MSRShelley Chen
2017-07-13Rename __attribute__((packed)) --> __packedStefan Reinauer
2017-07-13soc/intel/skylake: reduce postcar stack usage for fsp 2.0Aaron Durbin
2017-07-12soc/intel/skylake: Remove “disable SaGv” in recovery mode flowSubrata Banik
2017-07-12Revert "soc/intel/skylake: storage: Add 2ms delay before exiting D3"Subrata Banik
2017-07-12soc/intel/skylake: Perform PCR read after all PCR writeSubrata Banik
2017-07-11soc/intel/skylake: Fix PMC address range setup for PCH-HNico Huber
2017-07-11soc/intel/skylake: Set generic I/O decode ranges earlyNico Huber
2017-07-10sgx: Move SGX code to intel/common/blockPratik Prajapati
2017-07-01soc/intel/skylake: Remove unnecessary P-State and Flex Ratio assignmentBarnali Sarkar
2017-06-29soc/intel/skylake/Kconfig: Drop useless FSP1.1/2.0 promptsNico Huber
2017-06-27soc/intel/common/opregion: Use enum cb_err as return valuePatrick Rudolph
2017-06-27soc/intel/skylake: storage: Use word access for power state registersDuncan Laurie
2017-06-27soc/intel/skylake: storage: Add 2ms delay before exiting D3Duncan Laurie
2017-06-23soc/intel/skylake: Remove post SMM Relocation uCode loadingBarnali Sarkar
2017-06-23soc/intel/skylake: Use CPU MP Init Common codeBarnali Sarkar
2017-06-16soc/intel/skylake: Use SCS common codeBora Guvendik
2017-06-16soc/intel/skylake: Don't allow user to change DCACHE base and sizeArthur Heymans
2017-06-14soc/intel/skylake: Add missing PCH_DEV_* definitionsFurquan Shaikh
2017-06-14soc/intel/skylake: Add USB port number information to wake sourceFurquan Shaikh
2017-06-13Consolidate reset API, add generic reset_prepare mechanismJulius Werner
2017-06-09soc/intel/skylake: Enable ACPI PM timer emulation on all CPUsSubrata Banik
2017-06-09soc/intel/skylake: Use CPU common library codeBarnali Sarkar
2017-06-09soc/intel/skylake: Move update microcode from cbfs to mp_ops callbacksBarnali Sarkar
2017-06-09soc/intel/skylake: Cache the MMIO BIOS regionAaron Durbin
2017-06-09soc/intel/skylake: Use common systemagent codeSubrata Banik
2017-06-09soc/skylake: add ACPI method to generate USB port infoMatt DeVillier