index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
tigerlake
/
fsp_params.c
Age
Commit message (
Expand
)
Author
2020-11-20
soc/intel/tigerlake: Expose UPD to enable Precision Time Measurement
Duncan Laurie
2020-11-13
soc/intel/tigerlake: Add code for early tcss
Brandon Breitenstein
2020-11-05
soc/intel/tigerlake: Disable C1 C-state Demotion
Ravi Sarawadi
2020-10-23
soc/intel/tigerlake: Add Acoustic features
Shaunak Saha
2020-09-24
soc/intel/tigerlake: Add support for CnviBtCore and CnviBtAudioOffload
John Zhao
2020-09-23
soc/intel/tigerlake: Configure FSP UPDs for minimum assertion widths
Jamie Ryu
2020-09-06
soc/intel: skl,cnl,icl,jsl,tgl: disable usb over-current pin by default
Michael Niewöhner
2020-09-02
soc/intel/tigerlake: Add mainboard hook for overriding SoC config
Jes Klinke
2020-08-17
soc/intel/tigerlake: Allow fine grained control of S0iX states
Jes Klinke
2020-08-01
soc/intel/{icl,jsl,tgl}: Remove SkipMpInit UPD as deprecated
Subrata Banik
2020-07-29
soc/intel/tigerlake: Configure TCSS D3Hot and D3Cold
John Zhao
2020-07-28
soc/intel/tigerlake: Simplify is-device-enabled checks
Felix Singer
2020-07-26
src: Update bare access to BOOL CONFIG_ vals to CONFIG()
Martin Roth
2020-07-21
soc/intel/tigerlake: Select PLATFORM_USES_FSP2_2
Subrata Banik
2020-07-15
soc/intel/tigerlake: Hook up SATA Port Enable DITO UPDs
Shaunak Saha
2020-07-03
soc/intel/tigerlake: Disable hybrid storage mode in CSE Lite RO boot
Jamie Ryu
2020-06-30
tigerlake: enable tcc_offset functionality
Sumeet R Pawnikar
2020-06-17
soc/soch/intel/tigerlake: Integrate PCIe hot-plug config UPD
Wonkyu Kim
2020-06-12
soc/intel/tigerlake: Add devicetree support to change PCH VR settings
Venkata Krishna Nimmagadda
2020-06-09
soc/intel/tigerlake: Set FSPS UPD ITbtConnectTopologyTimeoutInMs
John Zhao
2020-05-28
soc/intel/tigerlake: Configure THC
Wonkyu Kim
2020-05-26
soc/intel/tigerlake: Disable VMD
Wonkyu Kim
2020-05-26
soc/intel/tigerlake: Add FSP UPD D3HotEnable and D3ColdEnable
John Zhao
2020-05-20
tigerlake: enable DPTF functionality for volteer
Sumeet R Pawnikar
2020-05-20
soc/tigerlake: Add devicetree configurability for IomTypeCPortPadCfg
Brandon Breitenstein
2020-05-12
soc/intel/tigerlake: Control SATA and DMI power optimization
Shaunak Saha
2020-05-11
treewide: Remove "this file is part of" lines
Patrick Georgi
2020-05-01
soc/intel/tigerlake: Fill PcieRpClkReqDetect from devicetree
Meera Ravindranath
2020-04-20
soc/intel/tigerlake: Merge the recent change from other platforms
Wonkyu Kim
2020-04-14
soc/intel/tigerlake: Implement CHIPSET_LOCKDOWN
Wonkyu Kim
2020-04-14
soc/intel/tigerlake: Configure RP setting
Wonkyu Kim
2020-04-06
soc/intel/tigerlake: Use SPDX for GPL-2.0-only files
Angel Pons
2020-04-01
soc/intel/tigerlake: Remove Jasper Lake SoC references
Aamir Bohra
2020-01-13
soc/intel/tigerlake: Select correct fsp_param as per SoC Kconfig
Maulik V Vaghela
2019-12-11
soc/intel/tigerlake: Include soc common lpss header file
Aamir Bohra
2019-11-09
soc/intel/tigerlake: Do initial SoC commit till ramstage
Subrata Banik