index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
Age
Commit message (
Expand
)
Author
2018-12-18
soc/braswell: ensure ACPI opregion restored on S3 with GOP init
Matt DeVillier
2018-12-18
soc/baytrail: add vmx support via CPU_INTEL_COMMON
Matt DeVillier
2018-12-17
soc/intel/fsp_broadwell_de: Drop unused files
Nico Huber
2018-12-14
soc/intel/cannonlake: Fix CNL-H GPIO pin map
Duncan Laurie
2018-12-14
soc/intel/cannonlake: Add GPIO group pad base for ACPI
Duncan Laurie
2018-12-14
soc/intel/common: Add support for GPIO group pad base
Duncan Laurie
2018-12-13
cpuid: Add helper function for cpuid(1) functions
Subrata Banik
2018-12-11
soc/intel/braswell/northcluster.c: Fix typo
Frans Hendriks
2018-12-10
mb/intel/icelake_rvp: Fill Icelake U and Y RVP devicetree parameters
Aamir Bohra
2018-12-10
soc/intel/cannonlake: Fix GPIO reporting
Duncan Laurie
2018-12-07
soc/intel/apollolake: Print ME version on exit of BS_DEV_INIT stage
Karthikeyan Ramasubramanian
2018-12-07
soc/intel/cannonlake: Fix I2C clock input
Duncan Laurie
2018-12-06
soc/intel/apl: Warn if CBFS is outside the memory mapped area
Nico Huber
2018-12-06
src/soc/intel/braswell/southcluster.c: Config i8254 timer
Frans Hendriks
2018-12-05
soc/intel/baytrail: Implement POSTCAR stage
Arthur Heymans
2018-12-05
soc/intel/baytrail: Use postcar_frame functions to set up frame
Arthur Heymans
2018-12-05
soc/intel/baytrail: Improve CAR setup
Arthur Heymans
2018-12-05
soc/intel/broadwell: Implement postcar stage
Arthur Heymans
2018-12-05
smmstore: make smmstore's SMM handler code follow everything else
Patrick Georgi
2018-12-05
elog: make elog's SMM handler code follow everything else
Patrick Georgi
2018-12-05
soc/intel/common/lpc_lib: Add function to disable LPC Clock Run
Nico Huber
2018-12-04
soc/intel/common: Limit BIOS region cache to 16MB
Lijian Zhao
2018-12-04
soc/intel/cannonlake: Add USB device names
Duncan Laurie
2018-12-04
soc/intel/cannonlake: Increase bootblock size
Duncan Laurie
2018-12-04
soc/intel/cannonlake: Add DPTF ACPI code
Duncan Laurie
2018-12-04
soc/intel/common/dptf: Add method for temp conversion
Duncan Laurie
2018-12-04
soc/intel/common/dptf: Make CPU address a define
Duncan Laurie
2018-12-03
soc/intel/apl: Enable graphics with libgfxinit
Nico Huber
2018-12-03
soc/intel/apollolake: Add support to print ME version
Furquan Shaikh
2018-12-03
soc/intel/cannonlake: Load FSP teardown optionally
Lijian Zhao
2018-12-03
soc/intel/apl: Configure LPC serial IRQ mode
Nico Huber
2018-11-30
cpu/intel/common: Use a common acpi/cpu.asl file
Arthur Heymans
2018-11-30
soc/intel/fsp_baytrail: Rework acpi/cpu.asl
Arthur Heymans
2018-11-30
soc/intel/denverton_ns: Rework acpi/cpu.asl
Arthur Heymans
2018-11-30
soc/intel/common: Rework acpi/cpu.asl
Arthur Heymans
2018-11-30
soc/intel/broadwell: Rework acpi/cpu.asl
Arthur Heymans
2018-11-30
soc/intel/braswell: Rework acpi/cpu.asl
Arthur Heymans
2018-11-30
soc/intel/baytrail: Rework acpi/cpu.asl
Arthur Heymans
2018-11-30
soc/intel/skylake: Rework acpi/cpu.asl
Arthur Heymans
2018-11-30
security/vboot: Fix remaining measured boot issues
Philipp Deppenwiese
2018-11-29
arch/acpi.h: Add some update to version 6.2a
Elyes HAOUAS
2018-11-29
{mb/cubieboard,soc/intel/quark}: Remove define __SIMPLE_DEVICE__
Elyes HAOUAS
2018-11-28
soc/intel/{baytrail,broadwell}: Correct Chromeos RAM reservation
Frans Hendriks
2018-11-28
soc/intel/icelake: Fix IO decode setup
Subrata Banik
2018-11-28
src/soc/intel/braswell/include/soc/irq.h: Change PIRQ_PIC_IRQDISABLE value
Frans Hendriks
2018-11-28
src/soc/intel/braswell/include/soc/iomap.h: Correct IO_BASE_SIZE and ILB_BASE...
Frans Hendriks
2018-11-28
soc/intel/braswell/northcluster.c: Reserve local APIC resources
Frans Hendriks
2018-11-28
src/soc/intel/braswell/acpi/lpc.asl: Add ACPI and GPIO bases
Frans Hendriks
2018-11-27
soc/intel/cannonlake: Delete unused macros in lpc.h
Subrata Banik
2018-11-27
soc/intel/skylake: Add device settings for PL4 power limit
Praveen hodagatta pranesh
[next]