summaryrefslogtreecommitdiff
path: root/src/soc/intel
AgeCommit message (Expand)Author
2016-02-02soc/intel/common: Use SoC specific routine to read/write MTRRsLee Leahy
2016-02-02Kconfig: indent with tabs, not spaces.Martin Roth
2016-01-31drivers/intel/fsp1_1: Fix spelling error in API and copyrightLee Leahy
2016-01-30soc/intel: Add skeleton infrastructure for Apollolake SOCAlexandru Gagniuc
2016-01-29soc/braswell: Fix Global NVS base addressHannah Williams
2016-01-29src/: Chmod 644 all .c, .h, .asl, .inc, .cb, .hex, & Kconfig filesMartin Roth
2016-01-29intel/skylake: Implement native Cache-as-RAM (CAR)Subrata Banik
2016-01-28soc/braswell: Add interface to program USB2_COMPBG registershkim
2016-01-28soc/braswell/acpi/DPTF: Write TCHG state on AC connect.Jenny TC
2016-01-28soc/braswell/acpi: Fix CID1 offset in commentHannah Williams
2016-01-28soc/braswell: Fix issues found during static code analysisRavi Sarawadi
2016-01-28Braswell: Separate L1 Sub State init procedure for boards.Kenji Chen
2016-01-28Strago: Enable CA MirrorShobhit Srivastava
2016-01-28soc/braswell: Disable SD card detect simulation in FSPDivya Sasidharan
2016-01-28soc/braswell: Set max frequency to be turbo frequencyHannah Williams
2016-01-28soc/braswell: Fix DSP clockfdurairx
2016-01-28drivers/intel/fsp1_1: Remove extra include referencesLee Leahy
2016-01-27soc/braswell: Fix leakage on V1P8S railShobhit Srivastava
2016-01-27soc/braswell: Add macro NATIVE_INT_PU20KHannah Williams
2016-01-26Braswell: Implement Gpio library functions to read RAMIDSubrata Banik
2016-01-22soc/braswell: Add method for Wifi regulatory domainFelix Durairaj
2016-01-22intel/skylake: Fix klockwork violationNaresh G Solanki
2016-01-22intel/skylake: Thermal Design Power PL1 and PL2 Config Changespchandri
2016-01-21intel/skylake: remove third paragraph of license headerMartin Roth
2016-01-21broadwell: gpio.asl: Make GWAK method serializedDuncan Laurie
2016-01-19Braswell: add code to support customization of I2C data hold timeKane Chen
2016-01-19intel/skylake: Fix issues found by klockworkNaresh G Solanki
2016-01-19intel/skylake: Adding provision to set voltages to the I2C portsNaresh G Solanki
2016-01-19intel/skylake: Disable SaGv in recovery modeharidhar
2016-01-19soc/braswell: Remove the unneccessary functions from pcie.cShaunak Saha
2016-01-19intel/skylake: Add support for IV feedback loop capture blobSathya Prakash M R
2016-01-18intel/skylake: Change in UPD name from SkipMpInit to FspSkipMpInitBarnali Sarkar
2016-01-18intel/skylake: Remove unused devicetree configuration variablesDuncan Laurie
2016-01-18intel/skylake: provide default VR configurationAaron Durbin
2016-01-18intel/skylake: Add devicetree setting for DDR frequency limit UPDDuncan Laurie
2016-01-18intel/skylake: Add elog event for THERMTRIPDuncan Laurie
2016-01-17intel/skylake: disable heci1 if psf is unlockedArchana Patni
2016-01-17intel/skylake: During RO mode after FSP reset CB lose original stateSubrata Banik
2016-01-16intel/skylake: Fix uninitialized variable warningMartin Roth
2016-01-16intel/skylake: Add kconfig option to skip Native SD ControllerSubrata Banik
2016-01-16intel/skylake: Add VrConfig UPD parameters from corebootRizwan Qureshi
2016-01-16intel/skylake: Enable SkipMpInit tokenRizwan Qureshi
2016-01-15intel/skylake: Init variable so GCC knows it's setMartin Roth
2016-01-15intel/skylake: More UPD params are added for PCH policy in FSPRizwan Qureshi
2016-01-15intel/skylake: Update UPD parameters as per FSP 1.8.0Barnali Sarkar
2016-01-15intel/skylake: Add GPIO ACPI Apis.Subrata Banik
2016-01-15intel/skylake: add nhlt supportAaron Durbin
2016-01-14soc/braswell: Add CPUID for D0 steppingDivya Sasidharan
2016-01-14soc/braswell: Fix P-state tableSubrata Banik
2016-01-14intel/skylake/pcr.c: error out on invalid size in pcr read/writeMartin Roth