summaryrefslogtreecommitdiff
path: root/src/soc/intel
AgeCommit message (Expand)Author
2020-02-17soc/intel/skl: Rename me_hfs union into me_hfstsSridhar Siricilla
2020-02-17src/soc/tigerlake: Accomodate JSP specific changes in iomap.hMeera Ravindranath
2020-02-17soc/tigerlake: Add Device id for Tiger Lake Dual CoreSrinidhi N Kaushik
2020-02-17soc/intel/{cnl,icl,skl,tgl}/bootblock: Update text for DMI PCR 2774Wim Vervoorn
2020-02-17soc/intel{cnl,icl,skl,tgl}/bootblock: Make sure DMI PCR 2770 is setWim Vervoorn
2020-02-17vboot: remove VBOOT_SAVE_RECOVERY_REASON_ON_REBOOT optionJoel Kitching
2020-02-15soc/tigerlake: Update xhci ACPI files for JSPMeera Ravindranath
2020-02-15soc/intel/tigerlake: Update PMC Register Base and platform check for JSPUsha P
2020-02-15soc/intel/tigerlake: Update Kconfig related to JSLUsha P
2020-02-12soc/intel/{skl, common}: Move ME Firmware SKU Types to common codeSridhar Siricilla
2020-02-11vendorcode/intel: Remove Ice Lake FSP BindingsJohanna Schander
2020-02-11soc/intel/common/block/lpc: Add lpc_get_fixed_io_decodeWim Vervoorn
2020-02-09intel/stm: Add platform opt-in KconfigNico Huber
2020-02-09soc/intel/tigerlake: add memory configuration supportNick Vaccaro
2020-02-09soc/intel/{cnl,icl,skl,tgl,common}: Make changes to send_heci_reset_req_messa...Sridhar Siricilla
2020-02-09soc/intel/common: Add description to HMRFPO statusSridhar Siricilla
2020-02-09soc/intel/common: Rename functions for consistent namingSridhar Siricilla
2020-02-09soc/intel/{common,skl,cnl,icl,apl,tgl}: Move HFSTS1 register definition to SoCSridhar Siricilla
2020-02-04soc/intel: Add get_pmbaseEugene Myers
2020-02-04soc/intel/cannonlake: Allow Audio DSP OSC qualification for low power idleAamir Bohra
2020-02-04soc/intel: Remove duplicate CPUID entrySubrata Banik
2020-02-01soc/intel/tigerlake: Configure TCSS xHCI and xDCIWonkyu Kim
2020-01-30soc/intel/common/systemagent: Add Kconfig guardAndrey Petrov
2020-01-30soc/intel/common/block/lpc: Add CMP-H LPC IDsGaggery Tsai
2020-01-29soc/intel/skylake/acpi/dptf: Remove processor throttling controlsWim Vervoorn
2020-01-29soc/intel/tigerlake: Disable image clocksWonkyu Kim
2020-01-28soc/intel/tigerlake: Enable DP ports according to board designWonkyu Kim
2020-01-28drivers/spi/spi_flash: remove spi flash namesAaron Durbin
2020-01-26soc/intel/skylake: Update 64 bit SA DRAM bit fields as per datasheetSubrata Banik
2020-01-26soc/intel/skylake: Add _SEG/_UID name variablesSubrata Banik
2020-01-26soc/intel/skylake: Only reserve TPM area for !CONFIG_TPM_CR50 deviceSubrata Banik
2020-01-25soc/intel/tigerlake: Add IPU in ACPIWonkyu Kim
2020-01-25soc/intel/tigerlake: Configure ClkReq according to mainboard designWonkyu Kim
2020-01-25soc/intel/tigerlake: Add GPIO helper functionShaunak Saha
2020-01-25soc/intel/tigerlake: Fix GPIO communitiesShaunak Saha
2020-01-24soc/intel/skylake: Remove unused ICH memory referenceSubrata Banik
2020-01-24soc/intel/skylake: Move pci_irqs.asl from SA to PCHSubrata Banik
2020-01-24soc/intel/tigerlake: Enable SATAWonkyu Kim
2020-01-23soc/intel/common: Update SA bit fields as per EDSSubrata Banik
2020-01-22soc/intel/tigerlake: enable gpio dual route supportNick Vaccaro
2020-01-22soc/intel/tigerlake: Update fsp_params for TGLSrinidhi N Kaushik
2020-01-22soc/intel/tigerlake: Update GPIO configRavi Sarawadi
2020-01-22soc/intel/common: Add Elkhartlake Device IDsTan, Lean Sheng
2020-01-22soc/intel/tigerlake: Update interrupt infoWonkyu Kim
2020-01-18soc/intel/cannonlake/bootblock: Add CML-S 2/4-Core MCH IDsGaggery Tsai
2020-01-18soc/intel/cannonlake: Add chip config for SATA strengthJamie Chen
2020-01-18soc/intel/tigerlake: Update ACPI filesRavi Sarawadi
2020-01-18soc/intel/tigerlake: Update pci dev definitionWonkyu Kim
2020-01-18soc/intel/common: Fix typosSridhar Siricilla
2020-01-18soc/intel/common/cse: Add description for macrosSridhar Siricilla