index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
Age
Commit message (
Expand
)
Author
2020-12-09
soc/intel/common/dmi: Add support for locking down SRL
Srinidhi N Kaushik
2020-12-09
soc/intel/common/dmi: Move DMI defines into DMI driver header
Srinidhi N Kaushik
2020-12-09
soc/intel/tigerlake: Enable support for extended BIOS window
Furquan Shaikh
2020-12-08
soc/intel/common/fast_spi: Add Lockdown of extended BIOS region
Srinidhi N Kaushik
2020-12-08
soc/intel/common/fast_spi: Add support for configuring MTRRs
Srinidhi N Kaushik
2020-12-08
src/soc/intel/tigerlake: Add SPI DMI Destination ID
Srinidhi N Kaushik
2020-12-08
soc/intel/common/fast_spi: Add extended decode window support
Srinidhi N Kaushik
2020-12-08
soc/intel/common/dmi: Add DMI driver support
Srinidhi N Kaushik
2020-12-08
coreboot tables: Add SPI flash memory map windows to coreboot tables
Furquan Shaikh
2020-12-08
soc/intel/common/systemagent: Reserve window used for extended BIOS decoding
Furquan Shaikh
2020-12-08
soc/intel/common/fast_spi: Add custom boot media device
Furquan Shaikh
2020-12-08
soc/intel/cannonlake: Restore alphabetical order of Kconfig selects
Felix Singer
2020-12-08
soc/intel/cannonlake: Align SATA mode names with soc/skl
Felix Singer
2020-12-08
soc/intel/skylake: Shorten SATA mode enum value names
Felix Singer
2020-12-08
soc/intel/skylake: Restore alphabetical order of Kconfig selects
Felix Singer
2020-12-08
commonlib/region: Allow multiple windows for xlate_region_dev
Furquan Shaikh
2020-12-08
soc/intel/common/gpio_defs: Add PAD_TRIG(OFF) in PAD_CFG_GPI_GPIO_DRIVER
Kaiyen Chang
2020-12-08
soc/intel/common/usb4: Add ADL-P DMA0/1 ID into USB4 common code
Subrata Banik
2020-12-08
soc/intel/common/block/cpu/car: Fix two whitespace issues
Subrata Banik
2020-12-07
soc/intel/skl: set PEG port state to auto
Michael Niewöhner
2020-12-07
sb/intel/common: Modify CONFIG_LOCK_MANAGEMENT_ENGINE behavior
Sridhar Siricilla
2020-12-07
common/block/cse: Rename cbfs_boot_load_file() to cbfs_load()
V Sowmya
2020-12-05
soc/intel/jasperlake: Add Acoustic noise mitigation configuration
Maulik V Vaghela
2020-12-05
soc/intel/xeon_sp: Don't use common block acpi.h
Marc Jones
2020-12-05
soc/intel/common/block/usb4: Add the PCI ID for ADL
V Sowmya
2020-12-04
soc/intel/alderlake: Align chipset.cb with pci_devs.h
Eric Lai
2020-12-04
src/soc/intel/alderlake: Enable the PCH HDA
V Sowmya
2020-12-04
soc/intel/{skl,cnl}: add NMI_{EN,STS} registers
Michael Niewöhner
2020-12-04
soc/intel/common/block/gpio: add code for NMI enabling
Michael Niewöhner
2020-12-04
intel/common/block/gpio: only reset configured SMI instead of all
Michael Niewöhner
2020-12-03
soc/intel/skylake: Add chipset devicetree
Felix Singer
2020-12-03
src: Remove redundant use of ACPI offset(0)
Elyes HAOUAS
2020-12-03
cbfs: Introduce cbfs_ro_map() and cbfs_ro_load()
Julius Werner
2020-12-02
cbfs: Simplify load/map API names, remove type arguments
Julius Werner
2020-12-02
cbfs: Enable CBFS mcache on most chipsets
Julius Werner
2020-12-02
soc/intel/common/cse: Perform cse_fw_sync on BS_PRE_DEVICE entry
Furquan Shaikh
2020-12-02
soc/intel/skylake: Fix compilation under x86_64
Patrick Rudolph
2020-12-02
soc/intel/elkhartlake: Update Kconfig
Tan, Lean Sheng
2020-12-02
soc/intel/skylake: Map VBIOS IDs
Paul Menzel
2020-12-01
soc/intel/common/block/smm/smihandler: Fix compilation under x86_64
Patrick Rudolph
2020-12-01
soc/intel/common/block/cpu/car/exit_car: Fix compilation on x86_64
Patrick Rudolph
2020-12-01
soc/intel/common/block/cpu/car/cache_as_ram: Add x86_64 support
Patrick Rudolph
2020-12-01
soc/intel/common/block/systemagent: Fix compilation on x86_64
Patrick Rudolph
2020-11-30
soc/intel/skylake: Fix comment
Felix Singer
2020-11-30
soc/intel/alderlake: Add initial chipset.cb
Tim Wawrzynczak
2020-11-30
soc/intel/tigerlake: Add some helper macros for accessing TCSS DMA devices
Tim Wawrzynczak
2020-11-30
lp4x: Add new memory parts and generate SPDs
Nick Vaccaro
2020-11-29
soc/intel: Configure P2SB before other PCH controllers
Furquan Shaikh
2020-11-29
soc/intel/alderlake: Add lp5_ccc_config to the board memory configuration
Sridhar Siricilla
2020-11-28
soc/intel/skl: correct OC pin skip value for disabled usb ports
Michael Niewöhner
[next]