summaryrefslogtreecommitdiff
path: root/src/soc/intel
AgeCommit message (Expand)Author
2018-11-12src: Remove unneeded include "{arch,cpu}/cpu.h"Elyes HAOUAS
2018-11-09soc/intel/apollolake: Disable HECI1 before jumping to OSFurquan Shaikh
2018-11-09mb/intel/icelake_rvp: Move CNVi ASL entry from static DSDT to dynamic SSDT ge...Subrata Banik
2018-11-08soc/intel/common: Add option to disable eSPI SMI at runtimeDuncan Laurie
2018-11-08soc/intel/skylake: Add PCH sku id's supported for KBLPraveen hodagatta pranesh
2018-11-08soc/intel/apollolake: Improve cold boot and S3 resumeJohn Zhao
2018-11-07soc/intel/common: Include Icelake device IDsAamir Bohra
2018-11-07soc/intel/skylake: Add FSP CAR support for kabylakePraveen hodagatta pranesh
2018-11-07mb/{intel/google}: Move CNVi ASL entry from static DSDT to dynamic SSDT gener...Subrata Banik
2018-11-07soc/intel/apollolake: Provide interface to update TCC offsetJohn Su
2018-11-05src/soc/intel/braswell/romstage/romstage.c: Perform RTC init in romstageFrans Hendriks
2018-11-05soc/intel/cannonlake: Enable ISH from deviceLijian Zhao
2018-11-05soc/intel/cannonlake: Remove depreciated UPD selectionLijian Zhao
2018-11-05src: Remove unneeded include <arch/ioapic.h>Elyes HAOUAS
2018-11-05soc/intel/icelake: Add PID based on Icelake EDSAamir Bohra
2018-11-02soc/intel: Enable GPIO functions in verstageDuncan Laurie
2018-11-02soc/intel/icelake: Allow coreboot to reserve stack for fspAamir Bohra
2018-11-01src: Add missing include <stdint.h>Elyes HAOUAS
2018-10-31soc/intel/apollolake: Revert the w/a nWR_24 settingJohn Zhao
2018-10-31soc/intel/icelake: Open ports 0x60,0x64 for keyboard controllerShelley Chen
2018-10-30src: Add missing include <stdint.h>Elyes HAOUAS
2018-10-27soc/intel/*: Make FSP header path user configurablePatrick Georgi
2018-10-26soc/intel/icelake: Do initial SoC commitAamir Bohra
2018-10-26soc/intel/cannonlake: Add back PM TIMER EMULATIONLijian Zhao
2018-10-25soc/intel: Consolidate FSP CAR setup and teardown codePraveen hodagatta pranesh
2018-10-25soc/intel/cannonlake: Enable S4 sleep state supportpraveen hodagatta pranesh
2018-10-24vboot: fix CONFIG_RESUME_PATH_SAME_AS_BOOT S3 resume logicJoel Kitching
2018-10-23src: Remove unneeded whitespaceElyes HAOUAS
2018-10-23soc/intel/common/block/gpio: Allow GPI to be dual-routedFurquan Shaikh
2018-10-23soc/intel/common/block/gpio: Configure Tx Disable in IO standby for GPIsFurquan Shaikh
2018-10-23soc/intel/apollolake: Add reset code to postcar stagePatrick Georgi
2018-10-22intel: Use CF9 reset (part 2)Patrick Rudolph
2018-10-22intel: Use CF9 reset (part 1)Patrick Rudolph
2018-10-19soc/intel/cannonlake: Enable HDA driver supportpraveen hodagatta pranesh
2018-10-18intel/common/block: Fix issue found by klockworkJohn Zhao
2018-10-18soc/intel/skylake: Prevent disabling of TCONaresh G Solanki
2018-10-17soc/intel/cannonlake: Add CNP PCH-H gpio pin definitionspraveen hodagatta pranesh
2018-10-17soc/intel/cannonlake: Add new cannon lake PCH-H supportpraveen hodagatta pranesh
2018-10-12drivers/intel/fsp2_0: Hook up IntelFSP repoPatrick Georgi
2018-10-11src: Move common IA-32 MSRs to <cpu/x86/msr.h>Elyes HAOUAS
2018-10-11src: Replace MSR addresses with macrosElyes HAOUAS
2018-10-11selfboot: remove bounce buffersRonald G. Minnich
2018-10-11soc/intel/common/block/gpio: check for NULL using if statementBora Guvendik
2018-10-10soc/intel/skylake: Set PCIEXPWAK_DIS if WAKE# pin is not enabledFurquan Shaikh
2018-10-09soc/intel/cannonlake: Add PCIE ASL entrySubrata Banik
2018-10-09soc/intel/cannonlake: Make correct IRQ mapping for CNL SA and PCH PCI devicesSubrata Banik
2018-10-09soc/intel/common/acpi: Fix ACPI Namespace lookup failure, AE_ALREADY_EXISTS i...Subrata Banik
2018-10-09soc/intel/common/block/pcr: Add NULL pointer check in pcr_execute_sideband_msg()Subrata Banik
2018-10-09soc/intel/cannonlake: Disable Legacy PME for Root portsSubrata Banik
2018-10-09soc/intel/cannonlake: Ensure FSP don't override ITSS IPCx registersSubrata Banik