index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
nvidia
/
tegra124
/
lp0
Age
Commit message (
Expand
)
Author
2017-09-05
nvidia/tegra*: Use xcompile for compiler prefix unless specified
Patrick Georgi
2017-08-02
soc/nvidia/tegra*: force using our headers instead of compiler's/system's
Patrick Georgi
2017-07-13
Rename __attribute__((packed)) --> __packed
Stefan Reinauer
2016-07-31
src/soc: Capitalize CPU, ACPI, RAM and ROM
Elyes HAOUAS
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-07-24
tegra lp0: fix checkpatch errors
Stefan Reinauer
2015-05-21
Remove address from GPLv2 headers
Patrick Georgi
2015-04-21
arm(64): Manually clean up the mess left by write32() transition
Julius Werner
2015-04-21
arm(64): Globally replace writel(v, a) with write32(a, v)
Julius Werner
2015-04-21
arm(64): Replace write32() and friends with writel()
Julius Werner
2015-02-17
T124: perform ram_repair when CPU rail is powered on in warmboot
Yen Lin
2015-01-09
tegra124: fix and fine tune the warm boot code
Joseph Lo
2014-11-14
tegra124: fix the dangerous VPR write order
Joseph Lo
2014-11-13
tegra124: fix OSC initialization on LP0 resume
Andrew Bresticker
2014-09-22
tegra124/nyan: memory and display updates
Andrew Bresticker