index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
nvidia
/
tegra210
/
include
/
soc
/
memlayout.ld
Age
Commit message (
Expand
)
Author
2020-04-06
soc/nvidia: Use SPDX for GPL-2.0-only files
Angel Pons
2020-03-31
security/vboot: Decouple measured boot from verified boot
Bill XIE
2020-03-18
soc: Remove copyright notices
Patrick Georgi
2019-11-14
lib/fmap: Add optional pre-RAM cache
Julius Werner
2019-11-13
nvidia/tegra210: Enable RETURN_FROM_VERSTAGE to free up space
Julius Werner
2019-08-06
tegra210: Increase size of verstage due to overflow
Christian Walter
2019-04-04
soc/nvidia/tegra210: Increase bootblock size
Martin Roth
2019-03-07
security/tpm: Fix TCPA log feature
Philipp Deppenwiese
2018-11-30
security/vboot: Fix remaining measured boot issues
Philipp Deppenwiese
2016-02-12
tegra132/210: Remove memlayout_vboot2.ld
Julius Werner
2015-11-17
arm64: tegra132: tegra210: Remove old arm64/stage_entry.S
Julius Werner
2015-11-11
arm64: mmu: Make page table manipulation work across stages
Julius Werner
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-07-08
memlayout: Add timestamp regions for t210 and cygnus
Stefan Reinauer
2015-06-30
nvidia/tegra210: add new SoC
Patrick Georgi