index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
nvidia
/
tegra210
Age
Commit message (
Expand
)
Author
2015-07-13
tegra124/tegra210: Include stages.h in bootblock.c
Stefan Reinauer
2015-07-13
tegra210: Fix coding style in clock.c
Stefan Reinauer
2015-07-13
t210: Apply A57 hardware issue workaround during cpu startup
Furquan Shaikh
2015-07-13
t210: Add TZDRAM_BASE param to BL31_MAKEARGS
Furquan Shaikh
2015-07-09
t210: set CAR2PMC_CPU_ACK_WIDTH to 0
Yen Lin
2015-07-09
t210: i2c6: enable SOR_SAFE and DPAUX1 clocks for i2c6 to work
Yen Lin
2015-07-08
memlayout: Add timestamp regions for t210 and cygnus
Stefan Reinauer
2015-07-07
T210: UTMIP: Correct UTMIP PLL programming as per Mark Kuo
Tom Warren
2015-07-06
t210: MTC cleanup
Furquan Shaikh
2015-07-04
Kconfig: Fix references to obsolete symbols
Martin Roth
2015-07-03
Kconfig whitespace cleanup: Change leading spaces to tabs
Martin Roth
2015-07-01
nvidia/tegra210: Drop unused Kconfig symbol
Patrick Georgi
2015-07-01
tegra210: Include correct include files
Stefan Reinauer
2015-06-30
nvidia/tegra210: reserve more room for the romstage in vboot builds
Patrick Georgi
2015-06-30
nvidia/tegra210: add new SoC
Patrick Georgi