summaryrefslogtreecommitdiff
path: root/src/soc/nvidia
AgeCommit message (Expand)Author
2016-11-14soc/nvidia/tegra210: Remove CONSOLE_SERIAL_TEGRA210_UART_CHOICESMartin Roth
2016-09-21Makefiles: update cbfs types from bare numbers to valuesMartin Roth
2016-09-07commonlib: move DIV_ROUND macros from nvidia/tegraArthur Heymans
2016-08-31src/soc: Add required space before opening parenthesis '('Elyes HAOUAS
2016-08-13chromeos: Make CHROMEOS_RAMOOPS_NON_ACPI a default for non-ACPI boardsJulius Werner
2016-08-09soc/nvidia/tegra210: remove unused spi boot device supportAaron Durbin
2016-08-09soc/nvidia/tegra132: remove tegra132 supportAaron Durbin
2016-07-31src/soc: Capitalize CPU, ACPI, RAM and ROMElyes HAOUAS
2016-07-31nvidia/tegra124: Adjust memlayout to Chrome OS toolchainStefan Reinauer
2016-07-31Remove extra newlines from the end of all coreboot files.Martin Roth
2016-07-27soc/nvidia/tegra124: remove cache_policiy optionAaron Durbin
2016-07-12Documentation: Fix doxygen errorsMartin Roth
2016-07-07tegra124: Build verstage when CHROMEOS is selectedPaul Kocialkowski
2016-06-28tegra124: Actually align the framebuffer's bytes-per-line to 32Paul Kocialkowski
2016-06-12Kconfig: Set VBOOT_OPROM_MATTERS for relevant non-x86 devicesJulius Werner
2016-05-09drivers/uart: Use uart_platform_refclk for all UART modelsLee Leahy
2016-05-09tegra124: Align the framebuffer's bytes-per-line to 32Paul Kocialkowski
2016-05-09tegra132, tegra210: Align the framebuffer's bytes-per-line to 64Paul Kocialkowski
2016-05-09tegra132, tegra210: Fix "becasue" typo in commentsPaul Kocialkowski
2016-04-07edid: Make framebuffer row alignment configurableJulius Werner
2016-03-24edid: Add helper function to calculate bits-per-pixel dependent valuesJulius Werner
2016-03-08nyan: Fix timestamps and CBFS SPI integrationJulius Werner
2016-02-21soc/*: fix uart's regwidth specification in cbtablesPatrick Georgi
2016-02-12tegra132/pistachio: Increase romstage size in memlayout.ldJulius Werner
2016-02-12tegra132/210: Remove memlayout_vboot2.ldJulius Werner
2016-02-12timestamp: Remove HAS_PRECBMEM_TIMESTAMP_REGION KconfigJulius Werner
2016-01-18header files: Fix guard name comments to match guard namesMartin Roth
2016-01-07Correct some common spelling mistakesMartin Roth
2015-11-17arm64: tegra132: tegra210: Remove old arm64/stage_entry.SJulius Werner
2015-11-16arm64: Implement generic stage transitions for non-Tegra SoCsJulius Werner
2015-11-11arm/arm64: Generalize bootblock C entry pointJulius Werner
2015-11-11arm64: mmu: Make page table manipulation work across stagesJulius Werner
2015-11-07arm64: Remove cpu intialization through device-treeFurquan Shaikh
2015-11-07arm64: Remove SMP supportFurquan Shaikh
2015-11-07arm64: remove spin table supportAaron Durbin
2015-11-07arm64: remove ARCH_ARM64_CORTEX_A57_POWER_DOWN_SUPPORTAaron Durbin
2015-11-07arm64: remove secmonAaron Durbin
2015-11-05nvidia/tegra210: lp0_resume: clear the MC_INTSTATUS if MC_INTMASK was 0Joseph Lo
2015-10-31tree: drop last paragraph of GPL copyright headerPatrick Georgi
2015-10-15nvidia/tegra210: Drop FSF addressPatrick Georgi
2015-10-13t132: Add TIMESTAMP region to memlayout.ldFurquan Shaikh
2015-10-11tegra132: increase romstage size for vbootAaron Durbin
2015-10-11vboot: remove remnants of VBOOT_STUBAaron Durbin
2015-10-11Do not show HAVE_MTC on non-tegra210Vladimir Serbinenko
2015-10-07cbfs: add struct cbfsfAaron Durbin
2015-10-02tegra124: use the common verstage flowAaron Durbin
2015-10-01tegra132/tegra210: remove verstage.cAaron Durbin
2015-09-30vboot: provide a unified flow for separate verstageAaron Durbin
2015-09-22linking: link bootblock.elf with .data and .bss sections againAaron Durbin
2015-09-17t210: lp0_resume: Configure unused SDMMC1/3 pads for low power leakageYen Lin
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-02 17:02:46 +0000