index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
rockchip
/
rk3288
/
bootblock.c
Age
Commit message (
Expand
)
Author
2015-05-21
Remove address from GPLv2 headers
Patrick Georgi
2015-04-15
rk3288: Implement support for CRYPTO module and use it in vboot hashing
Julius Werner
2015-04-14
timer: Reestablish init_timer(), consolidate timer initialization calls
Julius Werner
2015-04-13
rk3288: Move UART initialization to bootblock_mainboard_early_init()
Julius Werner
2015-04-13
arm: Redesign mainboard and SoC hooks for bootblock
Julius Werner
2015-04-08
console: fix Kconfig uses
Patrick Georgi
2015-04-08
rk3288: Change all SoC headers to <soc/headername.h> system
Julius Werner
2015-04-08
rk3288: Add early SRAM mapping
Julius Werner
2015-04-02
pinky: Move some init to mainboard bootblock
David Hendricks
2015-04-02
rockchip: support i2c clock setting
huang lin
2015-04-02
veyron: select rw romstage using vboot2
Daisuke Nojiri
2015-03-24
add make_idb.py & update bootblock
huang lin
2015-03-24
rk3288: add clock module
jinkun.hong
2015-03-16
coreboot: rk3288: Add a stub implementation of the rk3288 SOC
jinkun.hong