index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
Age
Commit message (
Expand
)
Author
2020-03-26
soc/intel/xeon_sp: Configure P2SB BAR in bootblock
Andrey Petrov
2020-03-26
soc/intel/xeon_sp: Refactor code to allow for additional CPUs types
Andrey Petrov
2020-03-25
create stdio.h and stdarg.h for {,v}snprintf
Joel Kitching
2020-03-25
amd/common/acpi: move thermal zone to common location
Michał Żygowski
2020-03-25
soc/intel/cometlake: Use IntelFSP repo
Felix Singer
2020-03-25
acpi: correct the processor devices scope
Michał Żygowski
2020-03-25
soc/intel/xeon_sp: Enable LPC generic IO decode range
Johnny Lin
2020-03-25
soc/intel/tigerlake: Configure Hyperthreading
Wonkyu Kim
2020-03-24
intel/broadwell: Correct backlight-PWM divider
Nico Huber
2020-03-23
soc/intel/tigerlake: Update DCACHE_BSP_STACK_SIZE
Tim Wawrzynczak
2020-03-23
acpi: Change Processor ACPI Name (Intel only)
Christian Walter
2020-03-23
soc/intel/braswell: Clean up
Angel Pons
2020-03-23
soc/intel/cfl/vr_config: Add 8-core desktop CPU support
Patrick Rudolph
2020-03-23
src: capitalize 'APIC'
Elyes HAOUAS
2020-03-21
soc/intel/tigerlake: Make PCH_DEV_UART3 macro definition proper
Subrata Banik
2020-03-20
soc/intel: Enable GPIO functions in verstage
Bora Guvendik
2020-03-20
soc/intel/denverton_ns: Implement AES-NI Lock
Julien Viard de Galbert
2020-03-20
soc/intel/tigerlake: Enable ACPI support for PMC core OS driver
Venkata Krishna Nimmagadda
2020-03-20
soc/intel/common: Add ACPI support for PMC core OS driver
Venkata Krishna Nimmagadda
2020-03-19
soc/intel/xeon_sp: Modify FSP-T code caching parameters
Johnny Lin
2020-03-19
soc/intel/tigerlake: add support to read SPD data from SMBus
Ronak Kanabar
2020-03-19
soc/intel/tigerlake: Update header to avoid compilation issue
Maulik V Vaghela
2020-03-18
soc/amd/picasso: Add CPUID of newer device
Marshall Dawson
2020-03-18
soc/intel/tigerlake: Correct number of gpio group for Jasper Lake
Maulik V Vaghela
2020-03-18
soc/intel/tigerlake: Update FSP UPDs to turn on USB4/TBT
Brandon Breitenstein
2020-03-18
soc/mediatek/mt8183: Fix wrong setting of DRS config
Huayang Duan
2020-03-18
soc/mediatek/mt8183: Improve the AC timing of DRAMC
Huayang Duan
2020-03-18
soc/intel/apollolake: Allow toggling of GMM in devicetree in Gemini Lake
Franklin He
2020-03-18
soc: Remove copyright notices
Patrick Georgi
2020-03-18
soc/intel/skylake: Control fixed IO decode from devicetree
Wim Vervoorn
2020-03-17
soc/amd/picasso: Set I2C clock reference to 150MHz
Martin Roth
2020-03-17
soc/amd/picasso: Remove unused defines from cpu.h
Marshall Dawson
2020-03-17
soc/amd/picasso: Move get_soc_config to common location
Marshall Dawson
2020-03-17
src/soc/intel/tigerlake: Fix incorrect use of Field objects in ASL
Rizwan Qureshi
2020-03-17
soc/intel/cannonlake: Set correct serirq mode
Jeremy Soller
2020-03-17
soc/broadwell: remove unused function init_one_gpio()
Matt DeVillier
2020-03-16
soc/intel/tigerlake: Support ISH
li feng
2020-03-16
src/soc/tigerlake_dev: Update PMC IPC Hardware ID
John Zhao
2020-03-15
soc/intel/Kconfig: Avoid specifying dedicated chipset name
Subrata Banik
2020-03-15
soc/intel/common: Check prerequisites for GLOBAL_RESET command
Sridhar Siricilla
2020-03-15
soc/intel/common/block/cse: Modify handling of HMRFPO_ENABLE command
Sridhar Siricilla
2020-03-15
soc/intel/icelake: Re-flow comment for 96 characters
Paul Menzel
2020-03-15
soc/intel/icelake: Correct past participle in comment
Paul Menzel
2020-03-15
soc/intel/tigerlake: Match RP number with TGL EDS
Wonkyu Kim
2020-03-15
soc/intel/tigerlake: Enable CNVi through dev_enabled
Srinidhi N Kaushik
2020-03-15
soc/intel/tigerlake: Update Cpu Ratio settings
Srinidhi N Kaushik
2020-03-15
soc/intel/tigerlake: Configure Vmx support using Kconfig
John Zhao
2020-03-12
soc/intel/tigerlake: Enable VT-d and generate DMAR ACPI table
John Zhao
2020-03-12
soc/intel/*/smihandler: Only compile in TCO SMI handler if needed
Patrick Georgi
2020-03-12
soc/intel/tigerlake: Configure L1Substates for PCH Root ports
Wonkyu Kim
[next]