index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
Age
Commit message (
Expand
)
Author
2017-08-09
common/block/smm: Update SMM common code for io trap handling
Brandon Breitenstein
2017-08-08
soc/intel: Remove ACPI notification for fan speed change
Sumeet Pawnikar
2017-08-08
soc/intel/apollolake: Use common PMC for apollolake
Shaunak Saha
2017-08-08
soc/intel/common: Use common PMC for SMM
Shaunak Saha
2017-08-08
soc/intel/common/block: Add Intel PMC support
Shaunak Saha
2017-08-08
soc/intel/skylake: Log wakes caused by PME on internal bus and PCIE RP
Naresh G Solanki
2017-08-07
soc/intel/braswell: Fix SPI write after FLOCKDN is set
Hannah Williams
2017-08-07
soc/intel/cannonlake: Add memory map support
Lijian Zhao
2017-08-07
usbdebug: Refactor early enable
Kyösti Mälkki
2017-08-07
usbdebug: Consolidate EHCI_BAR setup
Kyösti Mälkki
2017-08-07
usbdebug: Remove redundant setup
Kyösti Mälkki
2017-08-06
rockchip: gpio: Correct rk3399 pmu gpio pull setting
Lin Huang
2017-08-06
rockchip: gpio: add gpio_pull argument in gpio_input_irq() function
Lin Huang
2017-08-04
soc/intel/common: Add lpss.c to ramstage
Furquan Shaikh
2017-08-04
soc/intel/common: Add Cannonlake pci ids for common
Lijian Zhao
2017-08-04
soc/amd/stoneyridge: Use generic gpio library
Marc Jones
2017-08-03
soc/intel/apollolake: Skip disabled IGD device
Subrata Banik
2017-08-03
soc/intel/skylake: Skip disabled IGD device
Subrata Banik
2017-08-03
soc/intel/cannonlake: Sort Kconfig for Cannonlake
Lijian Zhao
2017-08-03
soc/intel/braswell/Kconfig: select RELOCATABLE_RAMSTAGE
Matt DeVillier
2017-08-02
soc/nvidia/tegra*: force using our headers instead of compiler's/system's
Patrick Georgi
2017-08-01
soc/dmp/vortex86: Fix CMOS read and random RTC reset
Martin Roth
2017-07-31
soc/amd/stoneyridge: Add GPIO functions to romstage
Marc Jones
2017-07-31
soc/amd/stoneyridge: Fix GPIO bank1 control definition
Marshall Dawson
2017-07-31
soc/amd/stoneyridge: Move ACPI MADT table to soc
Marc Jones
2017-07-31
soc/amd/stoneyridge: Add GNVS
Marc Jones
2017-07-28
soc/intel/apollolake: Add CNVI and PCIE IRQs for GLK
Hannah Williams
2017-07-28
soc/intel/skylake: Remove incorrect ME PG-status print
Barnali Sarkar
2017-07-27
soc/amd/stoneyridge: Remove unused SD controller
Marshall Dawson
2017-07-27
soc/amd/stoneyridge: Enable verstage support
Marshall Dawson
2017-07-27
soc/amd/common: Convert to C_ENVIRONMENT_BOOTBLOCK
Marshall Dawson
2017-07-27
soc/amd/stoneyridge: Convert 48Mhz enable to read/write32
Marshall Dawson
2017-07-27
soc/amd/stoneyridge: Clarify BAR mask in SPI base
Marshall Dawson
2017-07-27
soc/intel/cannonlake: Correct gpio definition
Lijian Zhao
2017-07-27
soc/intel/apollolake: Make usage of RAPL selectable
Mario Scheithauer
2017-07-27
soc/intel/skylake/igd.c: check return value of init_igd_opregion
Martin Kepplinger
2017-07-26
soc/intel/skylake/chip.h: Provide enum values for SataMode
Nico Huber
2017-07-26
soc/intel/apollolake: Update memory HOB info save function
Ravi Sarawadi
2017-07-26
intel/common/block/itss: Extend itss_irq_init() to handle IOSF 1.0
Werner Zeh
2017-07-25
soc/intel/skylake: Add IGD id for mobile Xeon with GT2
Nico Huber
2017-07-25
soc/intel/skylake: soc/intel/skylake: Initialize struct member to 0
Subrata Banik
2017-07-25
soc/intel/skylake: Skip Spi Flash Lockdown from FSP
Barnali Sarkar
2017-07-25
soc/intel/common/block: Modify fast_spi_lock_bar function
Barnali Sarkar
2017-07-24
soc/intel/common/block: Add max SPI transaction time-out as 5 sec
Barnali Sarkar
2017-07-24
soc/intel/skylake: Use common opregion implementation
Patrick Rudolph
2017-07-24
Update files with no newline at the end
Martin Roth
2017-07-24
Fix files with multiple newlines at the end.
Martin Roth
2017-07-22
soc/intel/cannonlake: Keep variable from going out of scope
Martin Roth
2017-07-21
Revert "soc/intel/cannonlake: Add postcar stage support"
Martin Roth
2017-07-21
Revert "soc/intel/cannonlake: Call into FSP siliconinit"
Martin Roth
[next]