index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
Age
Commit message (
Expand
)
Author
2020-08-14
soc/intel/common/cse_lite: Perform a board specific reset
Karthikeyan Ramasubramanian
2020-08-13
soc/intel/skylake: Refactor ternary expressions
Felix Singer
2020-08-13
drivers/intel/fsp2_0: don't select FSP_USES_CB_STACK on FSP 2.0 platform
Felix Held
2020-08-13
soc/intel/xeon_sp/cpx: add CPUID for CPX-SP A1 processor
Jonathan Zhang
2020-08-13
soc/mediatek/mt8192: Add spi driver
Qii Wang
2020-08-13
soc/intel/common/block: Stitch CSE blobs into FW_MAIN_X partitions
Sridhar Siricilla
2020-08-13
soc/mediatek/mt8192: Add DRAM resource in ramstage
CK Hu
2020-08-13
soc/mediatek/mt8192: Initialize build rules
CK Hu
2020-08-13
soc/mediatek/mt8192: Add a placeholder for the EMI driver
CK Hu
2020-08-12
soc/intel/cannonlake: Set FSP-M UPD Heci1BarAddress
Sridhar Siricilla
2020-08-12
soc/amd/common/espi_util: rename espi_check_status
Felix Held
2020-08-12
soc/intel/common/block/sata: Add common SATA driver
Subrata Banik
2020-08-12
soc/intel/tigerlake: Add IRQs for LPSS uart
Patrick Rudolph
2020-08-12
soc/mediatek/mt8192: Add PLL and clock init support
Weiyi Lu
2020-08-12
soc/mediatek/mt8192: Add gpio driver
CK Hu
2020-08-12
soc/mediatek/mt8183: Transfer ddr geometry type to dram blob
Huayang Duan
2020-08-11
amd/picasso/acpi: Add power resources for UART0
Kangheui Won
2020-08-11
soc/intel/common/block/gspi: Recalculate BAR after resource allocation
Jes Klinke
2020-08-11
xeon_sp/cpx: Enable PCH thermal device via FSP
Johnny Lin
2020-08-11
soc/amd/picasso: Correct processor ACPI scope
Jason Glenesk
2020-08-11
soc/amd/common/espi_util: espi_send_command: improve error message
Felix Held
2020-08-11
soc/amd/common/espi_util: espi_std_io_decode: fix edge case bug
Felix Held
2020-08-11
soc/amd/common/espi_util: simplify espi_std_io_decode function
Felix Held
2020-08-11
soc/amd/common/espi_util: make decode enable parameter uint32_t
Felix Held
2020-08-11
soc/amd/common/espi_util: make reg parameter unsigned
Felix Held
2020-08-11
soc/amd/stoneyridge/acpi: clean up global NVS
Felix Held
2020-08-10
soc/intel/apollolake: Rename UART irqs
Patrick Rudolph
2020-08-10
soc/intel/apollolake: Add irq.h
Patrick Rudolph
2020-08-10
soc/intel/cannonlake/acpi/serialio.asl: Don't advertise unavailable devices
Patrick Rudolph
2020-08-09
soc/intel/{icl.tgl,jsl}: Remove SMRAM register programming
Aamir Bohra
2020-08-08
vendorcode/intel/fsp/fsp2_0/CPX-SP: update to ww32 release and adapt soc
Jonathan Zhang
2020-08-08
soc/intel/skylake: Enable CIO depending on devicetree configuration
Felix Singer
2020-08-08
soc/intel/skylake: Enable SA IMGU depending on devicetree configuration
Felix Singer
2020-08-08
soc/intel/skylake: Add IMGU definitions to pci_devs.h
Felix Singer
2020-08-08
soc/intel/skylake: Enable SDXC depending on devicetree configuration
Felix Singer
2020-08-08
soc/mediatek/mt8192: Add initial config for new ARMv8 device MT8192
CK Hu
2020-08-07
soc/intel/skylake: Enable thermal subsystem depending on devicetree
Felix Singer
2020-08-07
soc/intel/skylake: Add SA thermal subsystem definitions to pci_devs.h
Felix Singer
2020-08-07
soc/intel/cnl: Set Heci1Disable depending on devicetree config
Felix Singer
2020-08-07
soc/amd/picasso/acpi: remove AOAC device enables from global NVS
Felix Held
2020-08-07
xeon_sp/cpx: Enable HWP Intel Speed Shift
Johnny Lin
2020-08-07
soc/intel/broadwell/iobp: Log success in `pch_iobp_write()`
Angel Pons
2020-08-07
soc/intel/common: Log CSE FW Status Registers before triggering recovery
Sridhar Siricilla
2020-08-07
soc/intel/{cnl,icl,jsl,tgl}: Use Bus Master for setting up PWRMBASE
Subrata Banik
2020-08-07
src/soc/intel/icelake: Allow option to use USE_INTEL_FSP_MP_INIT
Subrata Banik
2020-08-06
soc/intel/tigerlake: add common routine for DDR init
Nick Vaccaro
2020-08-06
soc/intel/common/block/cpu: Refactor init_cpus function
Subrata Banik
2020-08-06
soc/mediatek/mt8183: Set MMU default map length to 8GB befor mem init
Huayang Duan
2020-08-06
soc/mediatek/mt8183: Add ddr geometry to support 6GB, 8GB DDR bootup
Huayang Duan
2020-08-06
soc/mediatek/mt8183: Adjust tRFCab and tRFCpb by the density value
Huayang Duan
[next]