summaryrefslogtreecommitdiff
path: root/src/soc
AgeCommit message (Expand)Author
2018-09-28soc/intel/cannonlake: Move SkipMpInit config to FSPMLijian Zhao
2018-09-28soc/amd/common/block/pi: Remove references to AmdLibRichard Spiegel
2018-09-28soc/intel/cannonlake: Add ACPI entry for LANLijian Zhao
2018-09-28soc/intel/cannonlake: Update UPD from device switchLijian Zhao
2018-09-28src/*: normalize Google copyright headersPatrick Georgi
2018-09-26soc/sifive/fu540: Document #if ENV_ROMSTAGE lineJonathan Neuschäfer
2018-09-26soc/sifive/fu540: Remove PLL parameters from sdram.cJonathan Neuschäfer
2018-09-26mb/lowrisc: Remove the Nexys4DDR portJonathan Neuschäfer
2018-09-26soc/intel/common/block: Don't use device_tElyes HAOUAS
2018-09-24amd/common/psp: Remove use of PspBaseLibCharles Marslett
2018-09-24soc/amd/stoneyridge/romstage.c: Move STAPM code to SOC specificRichard Spiegel
2018-09-22skylake,kabylake: Add support to set eMMC tuning param from dev treePratik Prajapati
2018-09-21soc/intel/denverton_ns/csme_ie_kt.c: Don't use device_tElyes HAOUAS
2018-09-21soc/intel/braswell/ramstage.c: Add SoC stepping D-1 supportFrans Hendriks
2018-09-21soc/intel/quark/uart.c: Don't use device_tElyes HAOUAS
2018-09-21soc/intel/skylake: Don't use device_tElyes HAOUAS
2018-09-21soc/broadwell: Don't use device_tElyes HAOUAS
2018-09-21soc/intel/skylake: Include some microcode blobsArthur Heymans
2018-09-21soc/intel/cannonlake: Correct ITSS port id.praveen hodagatta pranesh
2018-09-20soc/intel/cannonlake: Remove const for spd_smbus_addressLijian Zhao
2018-09-20soc/amd/stoneyridge/romstage.c: Remove obsolete commentRichard Spiegel
2018-09-20soc/intel/fsp_broadwell_de: Add fixed VT-d MMIO range to the resourcesWerner Zeh
2018-09-20fsp_broadwell_de: Move DMAR table generation to corresponding VT-d deviceWerner Zeh
2018-09-19amd/stoneyridge: Sync PSP base to MSRMarshall Dawson
2018-09-18soc/intel/common/block: Don't use device_t in ramstageElyes HAOUAS
2018-09-18soc/cavium/cn81xx: Don't use device_t in ramstageElyes HAOUAS
2018-09-18cpu/*/car: fix ancient URL explaining XIP range run-time calculationStefan Tauner
2018-09-17mb/google/kahlee/variants/baseboard: Set STAPM percentageRichard Spiegel
2018-09-17soc/intel/broadwell: Add PCH_GPIO_PIRQ_INVERT definitionMatt DeVillier
2018-09-15sifive/hifive-unleashed: enable CBMEM supportPhilipp Hug
2018-09-15soc/sifive: move ram_resource to mainboardPhilipp Hug
2018-09-14soc/intel/denverton_ns: Enable common block PMCJulien Viard de Galbert
2018-09-14soc/sifive/fu540: Implement uart_platform_refclk for UART divisor calculationPhilipp Hug
2018-09-14soc/sifive/fu540: Initialize SDRAMPhilipp Hug
2018-09-14soc/sifive/fu540: Switch clock to 1GHz in romstagePhilipp Hug
2018-09-14soc/sifive/fu540: create ram_resource with actual memory sizePhilipp Hug
2018-09-14arch/riscv: provide a monotonic timerPhilipp Hug
2018-09-14soc/sifive/fu540: add SiFive supplied header files for SDRAM initializationPhilipp Hug
2018-09-14complier.h: add __always_inline and use it in code baseAaron Durbin
2018-09-13soc/sifive/fu540: Get SDRAM controller out of resetPhilipp Hug
2018-09-13soc/sifive/fu540: Update clock settings according SiFive bootloaderPhilipp Hug
2018-09-13uart/sifive: make divisor configurablePhilipp Hug
2018-09-13src/*/intel/: clarify Kconfig options regarding IFDStefan Tauner
2018-09-12soc/sifive/fu540: Initialize PLL and clockPhilipp Hug
2018-09-12soc/amd/stoneyridge: Fix more GPIO functionsJonathan Neuschäfer
2018-09-11amd/stoneyridge: Enable BERT table generationMarshall Dawson
2018-09-11amd/stoneyridge: Set BERT region size when no TSEG usedMarshall Dawson
2018-09-11soc/intel/baytrail: Remove trailing space in log messagePaul Menzel
2018-09-10soc/sifive: fix compiler warningPhilipp Hug
2018-09-10soc/sifive/fu540: Makefile: include mtime_init in ramstagePhilipp Hug