index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
Age
Commit message (
Expand
)
Author
2018-05-04
soc/amd/stonyridge: Add misc device
Akshu Agrawal
2018-05-04
ifdtool: Add a list of known platforms that support IFD_VERSION_2
Furquan Shaikh
2018-05-04
soc/amd/stoneyridge: Remove USB30PortInit setting
Martin Roth
2018-05-02
soc/amd/stoneyridge: remove sb_set_readspeed function
Marc Jones
2018-05-02
intel/common: compress VBT
Patrick Georgi
2018-05-01
sdm845: Add Timer support
T Michael Turney
2018-05-01
chromeec platforms: Update ACPI thermal event handler call
Martin Roth
2018-04-30
soc/intel/braswell: remove stale spi_loading.c
Aaron Durbin
2018-04-30
soc/amd/stoneyridge/gpio.c: Fix gpio_output()
Richard Spiegel
2018-04-30
mb/google/octopus: Fix crossystem wpsw_cur error
Hannah Williams
2018-04-27
soc/intel/apollolake: enable cache-as-ram paging for glk
Aaron Durbin
2018-04-27
soc/amd/stoneyridge/include/soc/smi.h: Fix name collision
Richard Spiegel
2018-04-27
soc/amd/stoneyridge: Enable CMOS VBNV backup to flash
Marc Jones
2018-04-27
soc/intel/common/block/xdci: Use vboot_can_enable_udc in xdci_can_enable
Furquan Shaikh
2018-04-26
soc/amd/common/block/include/amdblocks/psp.h: Replace todo message
Richard Spiegel
2018-04-26
src: Fix a typo on "mtrr"
Elyes HAOUAS
2018-04-26
soc/intel/apollolake: enable exception handling in every stage for glk
Aaron Durbin
2018-04-26
src/sifive: Add the SiFive Freedom Unleashed 540 SoC
Jonathan Neuschäfer
2018-04-26
soc/amd/stoneyridge: Fix smi_write32 arg order in disable_all_smi_status
Daniel Kurtz
2018-04-26
soc/amd/stoneyridge: Static constify smi_sources
Daniel Kurtz
2018-04-25
soc/intel/apollake: add support for tracking memory details
Aaron Durbin
2018-04-25
soc/intel/common: disable paging if PAGING_IN_CACHE_AS_RAM enabled
Aaron Durbin
2018-04-25
soc/amd/stoneyridge: Add additional early LPC and SPI init
Marc Jones
2018-04-25
soc/intel/apollolake: Sync FSP PCIE NPK device as per devicetree
Shaunak Saha
2018-04-24
soc/amd/common/block/pi/amd_late_init.c: Fix illegal memory access
Richard Spiegel
2018-04-24
compiler.h: add __weak macro
Aaron Durbin
2018-04-23
drivers/spi: reduce confusion in the API
Aaron Durbin
2018-04-23
cpu/x86: move NXE and PAT accesses to paging module
Aaron Durbin
2018-04-23
soc{broadcom,imgtec,mediatek,qualcomm}: stop using spi_xfer_two_vectors
Aaron Durbin
2018-04-20
pci: Move inline PCI functions to pci_ops.h
Patrick Rudolph
2018-04-20
soc/amd/stoneyridge/include/soc/southbridge.c: Rename gpio structure
Richard Spiegel
2018-04-20
soc/intel/common: Adjust LPC Generic IO setup
Lijian Zhao
2018-04-19
soc/amd/common/block/pi/heapmanager.c: Simplify code
Richard Spiegel
2018-04-19
soc/intel/cannonlake: Set DISB after Dram init
Lijian Zhao
2018-04-19
soc/intel/apollolake: fix 'DENSITY' misspelling
Aaron Durbin
2018-04-19
soc/intel/cannonlake: Force LPC IO decode settings
Lijian Zhao
2018-04-18
soc/amd/stoneyridge/include/soc/gpio.h: Remove vendor code reference
Richard Spiegel
2018-04-17
soc/intel/apollolake: Implement _PS0/_PS3 methods for PCIe root ports
Venkateswarlu Vinjamuri
2018-04-17
soc/intel/apollolake: Configure PCIe root port #3 for GLK WiFi
Venkateswarlu Vinjamuri
2018-04-17
soc/intel/apollolake: Configure PCIe root port #1 for APL WiFi
Venkateswarlu Vinjamuri
2018-04-17
soc/intel/skylake: check DPTF_TSR0_ACTIVE_AC* in _ACx methods
Frank Wu
2018-04-16
soc/amd/stoneyridge/northbridge.c: Fix bit definitions
Richard Spiegel
2018-04-16
soc/amd/stoneyridge/lpc.c: Fix bit definitions
Richard Spiegel
2018-04-16
soc/intel/skylake: Hook up libgfxinit
Nico Huber
2018-04-16
intel/fsp_broadwell_de: Set FSP serial speed to match coreboot's
David Hendricks
2018-04-16
soc/intel/apollolake: Fix CPU address bits
Hannah Williams
2018-04-16
soc/intel/apollolake: update cache options for glk
Aaron Durbin
2018-04-16
intel/fsp_broadwell_de: Remove buggy code for SMBus clock gating
Werner Zeh
2018-04-13
soc/amd/stoneyridge: add a romstage hook for mainboards
Martin Roth
2018-04-12
include/memory_info.h: Change serial number field from 5 bytes to 4
Raul E Rangel
[next]