summaryrefslogtreecommitdiff
path: root/src/soc
AgeCommit message (Expand)Author
2020-05-06treewide: Move "is part of the coreboot project" line in its own commentPatrick Georgi
2020-05-06soc/intel/tgl: Synchronize GPIO ASL table with Linux kernelShaunak Saha
2020-05-06soc/intel/tigerlake: Print HPR_CAUSE0 registerderek.huang
2020-05-05soc/intel/jasperlake: Correct the EMMC PCR Port IDRonak Kanabar
2020-05-05soc/intel/jasperlake: Allow SD card power enable polarity configurationRonak Kanabar
2020-05-05soc/intel/tigerlake: Add PMC mux controlJohn Zhao
2020-05-05soc/amd/picasso: add Kconfig option to disable rom sharingAaron Durbin
2020-05-05soc/amd/common/block/lpc: Add lpc_disable_spi_rom_sharingRaul E Rangel
2020-05-04soc/intel/tigerlake: Update interrupt settingWonkyu Kim
2020-05-04src/soc/tigerlake: Update SerialIoDebugMode UPD in FSP-MSrinidhi N Kaushik
2020-05-04soc/intel/skl: always enable SataPwrOptEnableMichael Niewöhner
2020-05-04soc/intel/cannonlake: Add DisableHeciRetry to configChristian Walter
2020-05-04soc/intel/common/block/cse: Add boot partition related APIsSridhar Siricilla
2020-05-02soc/amd/picasso: Select CHROMEOS_RAMOOPS_DYNAMICFurquan Shaikh
2020-05-02acpi: Move ACPI table support out of arch/x86 (3/5)Furquan Shaikh
2020-05-01soc/amd/picasso: add sd/emmc0 configuration to chip.hAaron Durbin
2020-05-01soc/amd/picasso: Add FSP support for including AGESAMarshall Dawson
2020-05-01src/soc/amd/picasso: Add methods to save and restore MTRRsRaul E Rangel
2020-05-01soc/intel/xeon_sp/cpx: Implement hide/unhide P2SB traditional danceAndrey Petrov
2020-05-01soc/intel/xeon_sp/cpx: Enable common P2SBAndrey Petrov
2020-05-01soc/intel/xeon_sp: Add C620 p2sb.hAndrey Petrov
2020-05-01xeon_sp, ocp/tiogapass: remove unused FSP-style GPIO defsMaxim Polyakov
2020-05-01soc/intel/baytrail: Fix 16-bit read/write PCI_COMMAND registerElyes HAOUAS
2020-05-01soc/intel/baytrail: Fix 16-bit read/write PCI_COMMAND registerElyes HAOUAS
2020-05-01soc/intel/braswell: Fix 16-bit read/write PCI_COMMAND registerElyes HAOUAS
2020-05-01soc/intel/cannonlake: Fix 16-bit read/write PCI_COMMAND registerElyes HAOUAS
2020-05-01soc/intel/common: Fix 16-bit read/write PCI_COMMAND registerElyes HAOUAS
2020-05-01soc/intel/broadwell: Fix 16-bit read/write PCI_COMMAND registerElyes HAOUAS
2020-05-01soc/amd/picasso: initialize i2c controllers in SoC flowAaron Durbin
2020-05-01soc/amd/picasso/bootblock: Remove duplicate sb_reset_i2c_slavesRaul E Rangel
2020-05-01soc/amd/picasso/bootblock/bootblock: Remove duplicate i2c initRaul E Rangel
2020-05-01soc/amd/picasso: Allow mainboard to provide pci ddi descriptorsAaron Durbin
2020-05-01soc/intel/{jsl,tgl}: Rename PcdDebugInterfaceFlags macros for better understa...Subrata Banik
2020-05-01soc/intel/jasperlake: fix args of dimm_info_fill() for dram_part_numMarco Chen
2020-05-01soc/intel/cannonlake/bootblock: Fix FSP CARPatrick Rudolph
2020-05-01soc/amd/common/block/graphics/graphics: Add missing const to fill_ssdtRaul E Rangel
2020-05-01soc/amd/picasso: Enable cache in bootblockFelix Held
2020-05-01soc/intel/tigerlake: Fill PcieRpClkReqDetect from devicetreeMeera Ravindranath
2020-05-01soc/amd/stoneyridge: Fix 16-bit read/write PCI_COMMAND registerElyes HAOUAS
2020-05-01soc/intel/jasperlake: Fill PcieRpClkReqDetect from devicetreeMeera Ravindranath
2020-05-01src: Remove not used 'include <smbios.h>'Elyes HAOUAS
2020-05-01src: Remove unused 'include <cpu/x86/cache.h>'Elyes HAOUAS
2020-05-01soc/intel/jasperlake: Add support to generate ACPI GPIO operationsKarthikeyan Ramasubramanian
2020-04-30soc/amd/picasso: Add support for em100Furquan Shaikh
2020-04-30soc/amd/picasso: Allow mainboard to configure SPI settingsFurquan Shaikh
2020-04-30soc/amd/picasso: Move SPI init calls into sb_spi_init()Furquan Shaikh
2020-04-30soc/amd/picasso: Introduce enums for SPI read mode and speedFurquan Shaikh
2020-04-30soc/amd/picasso: Get rid of chip.h inclusion from southbridge.hFurquan Shaikh
2020-04-30soc/amd/common/block/smbus: Include acpimmio_map.h in sm.cFurquan Shaikh
2020-04-30Revert "soc/mediatek/mt8183: Force retraining memory if requested"Julius Werner