summaryrefslogtreecommitdiff
path: root/src/soc
AgeCommit message (Expand)Author
2015-04-10tegra132: Increase space for romstage in memlayoutFurquan Shaikh
2015-04-10baytrail: correct NC pin to GPO pin according to BYT platform design guideKane Chen
2015-04-10broadwell: Correct XHCI offset for USB 3.0 portsJulius Werner
2015-04-10broadwell: Set PCIe replay timeout to 0xDDuncan Laurie
2015-04-10baytrail: add code for supporting 2x ddr refresh rateKane Chen
2015-04-10broadwell: Add configuration for tuning VR for C-state operationsDuncan Laurie
2015-04-10broadwell: Preserve VbNv around cmos_initDuncan Laurie
2015-04-10broadwell: Add function to apply PRR to a range of SPI flashDuncan Laurie
2015-04-10broadwell: Turn off panel backlight in S5 SMI handlerDuncan Laurie
2015-04-10broadwell: Skip steps when disabling PCIe portDuncan Laurie
2015-04-10broadwell: Remove XHCI workarounds on WPTDuncan Laurie
2015-04-10broadwell: Only do pre-graphics delay when running option romDuncan Laurie
2015-04-10broadwell: Fix PCIe ports programming sequences to enable HSIOPCWenkai Du
2015-04-10broadwell: Update SATA Gen3 TX adjustment registersDuncan Laurie
2015-04-10broadwell: Add a few bits to finalize stepDuncan Laurie
2015-04-10baytrail: fix the coding error on PCIe L1 exit latencyKevin L Lee
2015-04-10Baytrail: Prior to PCI scan, wait for LCTL to be active in 50 msKevin Hsieh
2015-04-10Broadwell: Set boot_mode of pei_data before running reference codeKenji Chen
2015-04-10broadwell: Increase I2C SDA hold timing to 300nsChiranjeevi Rapolu
2015-04-10broadwell: add RCBA posting read after writingWenkai Du
2015-04-10Broadwell: Synchronization with FRC for Root Port Power ManagementKenji Chen
2015-04-10broadwell: Skip DDI-A enable in S3 resumeDuncan Laurie
2015-04-10broadwell: Add support for ACPI \_GPE._SWSDuncan Laurie
2015-04-10baytrail: Switch from ACPI mode to PCI mode for legacy supportMarc Jones
2015-04-10vboot: move vboot files to designated directoryDaisuke Nojiri
2015-04-10ipq806x: Remove extra INCLUDESPatrick Georgi
2015-04-10google/rush: Add I2C1 init and audio clock enable/resetsTom Warren
2015-04-10tegra132: Add routine to enable all audio periphs under AHUBTom Warren
2015-04-10tegra132: Add I2C1 support to funitTom Warren
2015-04-10arm64: Implement PSCI command supportAaron Durbin
2015-04-10arm64: secmon: add entry point for turned on CPUsAaron Durbin
2015-04-10ryu: Add display_start apiJimmy Zhang
2015-04-10marvell/bg4cd: add gpio.h to fix broken buildDaisuke Nojiri
2015-04-10rk3288: Adjust CBFS header and ROM offsetsJulius Werner
2015-04-10rk3288: don't log LAST_TSHUT bithuang lin
2015-04-10rk3288: slowly raise to max cpu voltage to prevent overshoothuang lin
2015-04-10google/storm: Minor board ID changesDan Ehrenberg
2015-04-10storm: Initialize clock, pinmux for NAND if present on boardDan Ehrenberg
2015-04-10gpio: Extend common GPIO header, simplify function namesJulius Werner
2015-04-10bg4cd: set bootblock and verstage architecture to armv7-mDaisuke Nojiri
2015-04-09soc: Use DEVICE_NOOP macro formalism over static stub funcEdward O'Callaghan
2015-04-09bg4cd: drop init_timer() stubPatrick Georgi
2015-04-09bg4cd: Change all SoC headers to <soc/headername.h> systemJulius Werner
2015-04-09bg4cd, cosmos: use SPI_WRAPPER configuration modeVadim Bendebury
2015-04-09tegra132: configure debug uart to 115200n8 in tegra_lp0_resumeYen Lin
2015-04-09arm64: psci: add node hierarchyAaron Durbin
2015-04-09bg4cd: add SPI controller driver skeletonVadim Bendebury
2015-04-09pistachio: add timer frequency for SOC; correct platform IDIonela Voinescu
2015-04-09pistachio: add SOC descriptorVadim Bendebury
2015-04-09pistachio: modify memory layoutVadim Bendebury
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-23 08:34:35 +0000