summaryrefslogtreecommitdiff
path: root/src/soc
AgeCommit message (Expand)Author
2015-03-28pistachio: don't open code ramstage loadingAaron Durbin
2015-03-28storm: need larger CBFS cacheVadim Bendebury
2015-03-28tegra132: Add support for pmc_rst_status get and printFurquan Shaikh
2015-03-28tegra132: Replace use of clk_rst with CLK_RST_REGFurquan Shaikh
2015-03-28tegra132: measure romstage timingsAaron Durbin
2015-03-28tegra132/rush/ryu: Use CLK_RST_REG instead of &clk_rst->...Furquan Shaikh
2015-03-28tegra132: Clean up clock register writesFurquan Shaikh
2015-03-28Ryu: Move I2C6 init to ramstageTom Warren
2015-03-28Ryu: Rewrite I2C6 mux initTom Warren
2015-03-28tegra132: remove private spin table implementationAaron Durbin
2015-03-28tegra132: Add secmon supportFurquan Shaikh
2015-03-28tegra132: use generic GIC driverAaron Durbin
2015-03-28arm64: Replace CONFIG_* variables with {read/write}_currentFurquan Shaikh
2015-03-28tegra132: update MTS version formattingAaron Durbin
2015-03-28tegra132: remove bring_up_secondary_cpu chip optionAaron Durbin
2015-03-27broadwell: add support for smbios type17 in broadwellKane Chen
2015-03-27rk3288: Add GPIO() macroJulius Werner
2015-03-27rk3288: Add missing #include and use uniform typesDavid Hendricks
2015-03-27soc/imgtec/pistachio: Add IMGTEC SPI controller driverIonela Voinescu
2015-03-27urara: use proper SOC nameVadim Bendebury
2015-03-27tegra132: support arm64 SMP bringupAaron Durbin
2015-03-27tegra132: remove printk() before console_init()Aaron Durbin
2015-03-27tegra132: Fix clock apisFurquan Shaikh
2015-03-27tegra132: Add LPDDR3 SDRAM init in coreboot.Tom Warren
2015-03-27tegra132: return actual plld frequencyAaron Durbin
2015-03-27tegra132: No need for Kconfig variables for stacksFurquan Shaikh
2015-03-27tegra132: add spin table supportAaron Durbin
2015-03-27tegra132: add option to bring up and init secondary cpuAaron Durbin
2015-03-27tegra132: support GIC secondary cpu supportAaron Durbin
2015-03-27arm64: make mmu_enable() use previous ttb from mmu_init()Aaron Durbin
2015-03-27tegra132: select EL3 cpu start up stateAaron Durbin
2015-03-27tegra132: implement smp_processor_id()Aaron Durbin
2015-03-27tegra132: increase MAX_CPUS to 2Aaron Durbin
2015-03-27tegra132: Increase TrustZone Carveout Region sizeFurquan Shaikh
2015-03-27tegra132: refactor cpu startup codeAaron Durbin
2015-03-27tegra132: Add exception stack top addressFurquan Shaikh
2015-03-27tegra132: add enums for bus namesAaron Durbin
2015-03-27tegra132: initialize GICAaron Durbin
2015-03-27tegra132: move page tables to trustzone regionAaron Durbin
2015-03-27tegra132: Add special I2C6 initTom Warren
2015-03-27tegra132: separate/refactor clock enable/reset codeTom Warren
2015-03-27tegra132: never recover cbmem from romstageAaron Durbin
2015-03-27broadwell: Fix some errors in selftestKane Chen
2015-03-27broadwell: Apply pcie updates from 2.1.0 ref codeKane Chen
2015-03-27broadwell: Read and save HSIO version from ME in romstageDuncan Laurie
2015-03-27broadwell: Fix GPE register addressesDuncan Laurie
2015-03-27broadwell: Changes from 2.2.0 ref codeDuncan Laurie
2015-03-27broadwell: Add broadwell specific platform ASLDuncan Laurie
2015-03-27broadwell: fixed power gating enable for disabled sata portKane Chen
2015-03-27broadwell: sata updates from 2.1.0 ref codeKane Chen
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-11 21:43:11 +0000