summaryrefslogtreecommitdiff
path: root/src/soc
AgeCommit message (Expand)Author
2014-08-13Tegra,Tegra124: proposed layout for file hierarchy with exampleRonald G. Minnich
2014-08-12tegra124: Implement the monotonic timer by reading the 1us timer register.Gabe Black
2014-08-12tegra124: Add stack related config options to the Kconfig.Gabe Black
2014-08-12tegra124: Add some make rules which will wrap the bootblock in the BCT.Gabe Black
2014-08-11soc/intel/fsp_baytrail: set up for including irqroute.h twiceMartin Roth
2014-08-05tegra124: Add a stub implementation of the tegra124 SOC.Gabe Black
2014-08-01fsp_baytrail/.../gpio.h: Add GPIO_NC1 for GPIOS on func 1Martin Roth
2014-07-23src/.../Kconfig: various small fixes to textsDaniele Forsi
2014-07-17soc,Makefile.inc: Trivial - drop trailing blank lines at EOFEdward O'Callaghan
2014-07-17soc,ASL: Trivial - drop trailing blank lines at EOFEdward O'Callaghan
2014-07-14SPI: Split writes using spi_crop_chunk()Kyösti Mälkki
2014-07-08soc: Trivial - drop trailing blank lines at EOFEdward O'Callaghan
2014-07-05spi: Change spi_xfer to work in units of bytes instead of bits.Gabe Black
2014-07-05spi: Remove unused parameters from spi_flash_probe and setup_spi_slave.Gabe Black
2014-06-23baytrail_fsp: Fix the mmconf KconfigMartin Roth
2014-06-23fsp_baytrail: Minor Kconfig updatesMartin Roth
2014-06-21intel boards: Use acpi_is_wakeup_s3()Kyösti Mälkki
2014-06-18fsp_baytrail: Add the default FSP locationMartin Roth
2014-06-18fsp_baytrail: Add Baytrail B0/B1 "Super SKU" microcodeMartin Roth
2014-06-18ACPI: Remove CBMEM TOC from GNVSKyösti Mälkki
2014-06-13fsp_baytrail: remove version from default vbios pathMartin Roth
2014-06-13fsp_baytrail: Fix CONFIG_ENABLE_FSP_FAST_BOOTMartin Roth
2014-05-30cpu/intel/fsp_model_206ax: change realpath to readlinkMartin Roth
2014-05-29fsp_baytrail: Add the FSP version of Intel's Bay Trail-I chipMartin Roth
2014-05-17build: separate CPPFLAGS from CFLAGSPatrick Georgi
2014-05-17build: CPPFLAGS is more common than INCLUDESPatrick Georgi
2014-05-15baytrail: Add SOC thermal settingsDuncan Laurie
2014-05-15baytrail: Enable PCIe common clock and ASPMDuncan Laurie
2014-05-15baytrail: enable graphics turboAaron Durbin
2014-05-15baytrail: use CPU_INTEL_TURBO_NOT_PACKAGE_SCOPEDAaron Durbin
2014-05-15baytrail: Add ACPI Device for XHCIDuncan Laurie
2014-05-15baytrail: nvm: use proper types for checking eraseAaron Durbin
2014-05-15baytrail: mrc_cache: check region erased before erasingAaron Durbin
2014-05-13baytrail: add C0 microcode updateAaron Durbin
2014-05-13baytrail: reboot with EC in S0 with no MRC cache and EC in RWAaron Durbin
2014-05-13baytrail: dptf: Add disable trip point methodsDuncan Laurie
2014-05-13baytrail: Updates for DPTF ACPI frameworkDuncan Laurie
2014-05-13baytrail: don't SMI on tco timer firingAaron Durbin
2014-05-13baytrail: clear the pmc wake status registersAaron Durbin
2014-05-13baytrail: log reset, power, and wake events in elogAaron Durbin
2014-05-13baytrail: snapshot power state in romstageAaron Durbin
2014-05-13baytrail: add cpuid for C0Aaron Durbin
2014-05-12baytrail: align with intel recommendationsAaron Durbin
2014-05-12baytrail: add way to load reference code from vboot areaAaron Durbin
2014-05-12baytrail: Expose IOSF as ACPI objectDuncan Laurie
2014-05-12baytrail: Put devices in ACPI mode after setupDuncan Laurie
2014-05-12baytrail: Add header include wrapper and offset defineDuncan Laurie
2014-05-10baytrail: cache reference code for S3 resumeAaron Durbin
2014-05-10baytrail: allow ramstage_cache_location() usage in ramstageAaron Durbin
2014-05-10baytrail: note S3 resume status earlierAaron Durbin
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-26 02:08:20 +0000