summaryrefslogtreecommitdiff
path: root/src/soc
AgeCommit message (Expand)Author
2015-04-13spi: support controllers with limited transfer size capabilitiesVadim Bendebury
2015-04-13broadwell: Fix incorrect SATA port map maskWenkai Du
2015-04-13urara: add support for DMA coherent memory areaIonela Voinescu
2015-04-13t132: add RAM repair to cluster 1Yen Lin
2015-04-13broadwell: Enable double self refresh by defaultDuncan Laurie
2015-04-13pistachio: increase the size of romstage to 36KIonela Voinescu
2015-04-10rk3288: reset edp after edp clock source selecthuang lin
2015-04-10rockchip: support displayhuang lin
2015-04-10veyron: Change VCC10_LCD_PWREN_H to allowed maximum of 2.5VJulius Werner
2015-04-10tegra132: psci: add cpu_on/off supportJoseph Lo
2015-04-10tegra132: Make non-vboot2 memlayout more usefulFurquan Shaikh
2015-04-10tegra132: Change memlayout to have PRERAM and POSTRAM CBFS CacheFurquan Shaikh
2015-04-10tegra132: Bump up ramstage to 256KFurquan Shaikh
2015-04-10tegra132: prepare cpu startup in psciAaron Durbin
2015-04-10tegra132: Increase size of bootblock due to overflowTom Warren
2015-04-10tegra132: always bring up PLLDAaron Durbin
2015-04-10tegra132: rename clock_display() to clock_configure_plld()Aaron Durbin
2015-04-10tegra132: Set dc to resize the difference between framebuffer and panelJimmy Zhang
2015-04-10tegra132: Add framebuffer parametersJimmy Zhang
2015-04-10tegra132: Pass panel spec to lib_sysinfoJimmy Zhang
2015-04-10tegra132: Expand ramstage size to 208k (from 192k)Jimmy Zhang
2015-04-10tegra132: Add dsi driverJimmy Zhang
2015-04-10tegra132: Add panel mode specJimmy Zhang
2015-04-10google/rush_ryu: dsi: Enable panel related vdd and clocksJimmy Zhang
2015-04-10tegra132: Increase space for romstage in memlayoutFurquan Shaikh
2015-04-10baytrail: correct NC pin to GPO pin according to BYT platform design guideKane Chen
2015-04-10broadwell: Correct XHCI offset for USB 3.0 portsJulius Werner
2015-04-10broadwell: Set PCIe replay timeout to 0xDDuncan Laurie
2015-04-10baytrail: add code for supporting 2x ddr refresh rateKane Chen
2015-04-10broadwell: Add configuration for tuning VR for C-state operationsDuncan Laurie
2015-04-10broadwell: Preserve VbNv around cmos_initDuncan Laurie
2015-04-10broadwell: Add function to apply PRR to a range of SPI flashDuncan Laurie
2015-04-10broadwell: Turn off panel backlight in S5 SMI handlerDuncan Laurie
2015-04-10broadwell: Skip steps when disabling PCIe portDuncan Laurie
2015-04-10broadwell: Remove XHCI workarounds on WPTDuncan Laurie
2015-04-10broadwell: Only do pre-graphics delay when running option romDuncan Laurie
2015-04-10broadwell: Fix PCIe ports programming sequences to enable HSIOPCWenkai Du
2015-04-10broadwell: Update SATA Gen3 TX adjustment registersDuncan Laurie
2015-04-10broadwell: Add a few bits to finalize stepDuncan Laurie
2015-04-10baytrail: fix the coding error on PCIe L1 exit latencyKevin L Lee
2015-04-10Baytrail: Prior to PCI scan, wait for LCTL to be active in 50 msKevin Hsieh
2015-04-10Broadwell: Set boot_mode of pei_data before running reference codeKenji Chen
2015-04-10broadwell: Increase I2C SDA hold timing to 300nsChiranjeevi Rapolu
2015-04-10broadwell: add RCBA posting read after writingWenkai Du
2015-04-10Broadwell: Synchronization with FRC for Root Port Power ManagementKenji Chen
2015-04-10broadwell: Skip DDI-A enable in S3 resumeDuncan Laurie
2015-04-10broadwell: Add support for ACPI \_GPE._SWSDuncan Laurie
2015-04-10baytrail: Switch from ACPI mode to PCI mode for legacy supportMarc Jones
2015-04-10vboot: move vboot files to designated directoryDaisuke Nojiri
2015-04-10ipq806x: Remove extra INCLUDESPatrick Georgi
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-23 21:07:36 +0000