summaryrefslogtreecommitdiff
path: root/src/soc
AgeCommit message (Expand)Author
2018-11-05soc/intel/cannonlake: Enable ISH from deviceLijian Zhao
2018-11-05soc/intel/cannonlake: Remove depreciated UPD selectionLijian Zhao
2018-11-05riscv: add support smp_pause / smp_resumeXiang Wang
2018-11-05src: Remove unneeded include <arch/ioapic.h>Elyes HAOUAS
2018-11-05soc/intel/icelake: Add PID based on Icelake EDSAamir Bohra
2018-11-02mediatek/mt8183: Add AUXADC driverPo Xu
2018-11-02soc/intel: Enable GPIO functions in verstageDuncan Laurie
2018-11-02soc/intel/icelake: Allow coreboot to reserve stack for fspAamir Bohra
2018-11-01src: Add missing include <stdint.h>Elyes HAOUAS
2018-10-31soc/amd/stoneyridge: Fix get_cpu_count()Martin Roth
2018-10-31soc/amd/stoneyridge: Get rid of domain_read_resourcesMartin Roth
2018-10-31soc/intel/apollolake: Revert the w/a nWR_24 settingJohn Zhao
2018-10-31soc/intel/icelake: Open ports 0x60,0x64 for keyboard controllerShelley Chen
2018-10-30src: Move shared amd64 and IA32 MSRs to <cpu/x86/msr.h>Elyes HAOUAS
2018-10-30soc/amd/stoneyridge: Set IOMMU support to follow device settingMartin Roth
2018-10-30soc/amd/stoneyridge: Remove dev_find_slot where possibleRichard Spiegel
2018-10-30src: Add missing include <stdint.h>Elyes HAOUAS
2018-10-30sifive/fu540: correct cbmem supportPhilipp Hug
2018-10-29tegra210_lp0: make sure to build with compiler.h includedNico Huber
2018-10-27soc/intel/*: Make FSP header path user configurablePatrick Georgi
2018-10-26soc/intel/icelake: Do initial SoC commitAamir Bohra
2018-10-26mediatek/mt8183: Correct MPU ctrl register addressHuayang Duan
2018-10-26soc/intel/cannonlake: Add back PM TIMER EMULATIONLijian Zhao
2018-10-25soc/amd/common/def_callouts.c: Prefer using '"%s...", __func__'Richard Spiegel
2018-10-25soc/amd/stoneyridge: Remove "else" after a returnRichard Spiegel
2018-10-25soc/intel: Consolidate FSP CAR setup and teardown codePraveen hodagatta pranesh
2018-10-25soc/intel/cannonlake: Enable S4 sleep state supportpraveen hodagatta pranesh
2018-10-25soc/amd/common/pi: Correct top of DRAM reporting by AGESAMarshall Dawson
2018-10-24mediatek/mt8183: Initialize DRAM with a sequence in constant arrayHuayang Duan
2018-10-24vboot: fix CONFIG_RESUME_PATH_SAME_AS_BOOT S3 resume logicJoel Kitching
2018-10-23src: Remove unneeded whitespaceElyes HAOUAS
2018-10-23soc/amd/stoneyridge: Remove smbus.aslRichard Spiegel
2018-10-23soc/intel/common/block/gpio: Allow GPI to be dual-routedFurquan Shaikh
2018-10-23soc/intel/common/block/gpio: Configure Tx Disable in IO standby for GPIsFurquan Shaikh
2018-10-23soc/intel/apollolake: Add reset code to postcar stagePatrick Georgi
2018-10-22intel: Use CF9 reset (part 2)Patrick Rudolph
2018-10-22intel: Use CF9 reset (part 1)Patrick Rudolph
2018-10-22soc/amd: Implement common reset APINico Huber
2018-10-22soc/samsung/exynos5250: Convert to `board_reset()`Nico Huber
2018-10-22soc/mediatek: Convert to `board_reset()`Nico Huber
2018-10-22soc/imgtech/pistachio: Convert to `board_reset()`Nico Huber
2018-10-22soc/rockchip/rk3399: Convert to `board_reset()`Nico Huber
2018-10-22reset: Convert individual boards to `board_reset()`Nico Huber
2018-10-19soc/lowrisc: Remove the remains of a LowRISC socPeter Lemenkov
2018-10-19soc/intel/cannonlake: Enable HDA driver supportpraveen hodagatta pranesh
2018-10-18mediatek/mt8183: Add EMI init for DDR driver initHuayang Duan
2018-10-18mediatek/mt8183: Add register definitions of DRAM controllerTristan Shieh
2018-10-18cpu/amd: Use common AMD's MSRElyes HAOUAS
2018-10-18soc/amd/stoneyridge: Replace double defined MISC MMIO reg. 0x40Richard Spiegel
2018-10-18soc/amd/stoneyridge: Remove double defined SPI100_SPEED_CONFIGRichard Spiegel