summaryrefslogtreecommitdiff
path: root/src/soc
AgeCommit message (Expand)Author
2016-08-05soc/intel/quark: Add FSP 2.0 romstage supportLee Leahy
2016-08-05soc/intel/quark: Add FSP 2.0 boot block supportLee Leahy
2016-08-04soc/apollolake: Return correct wake status in _SWSShaunak Saha
2016-08-04soc/intel/apollolake: Configure gpio ownershipJagadish Krishnamoorthy
2016-08-04soc/intel/skylake: Correct address of I2C5 DeviceBarnali Sarkar
2016-08-03google/gale: Add more board ID variantsKan Yan
2016-08-03google/gru: Add code to support I2C TPM for KevinJulius Werner
2016-08-03soc/intel/quark: Support access to CPU CR registersLee Leahy
2016-08-03soc/intel/quark: Add header files for FSP 2.0Lee Leahy
2016-08-03soc/intel/quark: Prepare for FSP2.0 supportLee Leahy
2016-08-03soc/intel/quark: Initialize MTRRs in bootblockLee Leahy
2016-08-03soc/intel/quark: Remove use of EDK-II macros and data typesLee Leahy
2016-08-03fsp_broadwell_de: Add DMAR table to ACPIWerner Zeh
2016-08-03soc/intel/quark: Make ramstage relocatableLee Leahy
2016-08-03drivers/intel/fsp2_0: Handle FspNotify callsLee Leahy
2016-08-03drivers/intel/fsp2_0: FSP driver handles all FSP errorsLee Leahy
2016-08-02google/reef: Add pull up 20K for LPC SERIRQKane Chen
2016-08-02soc/intel/apollolake: Add iosstate macros for GPIOShankar, Vaibhav
2016-08-02intel/apollolake: Enable upper CMOS bank in bootblockFurquan Shaikh
2016-08-02intel/skylake: Fix UART build optionsFurquan Shaikh
2016-08-02intel/lynxpoint,broadwell: Fix eDP display in Windows, SeaBios & TianoPrabal Saha
2016-08-01soc/intel/quark: Enable use of hard resetLee Leahy
2016-08-01soc/intel/common: Fix build error in reset.cLee Leahy
2016-08-01Remove non-ascii & unprintable charactersMartin Roth
2016-08-01Add newlines at the end of all coreboot filesMartin Roth
2016-08-01soc/intel/common: Enable MTRR display during bootblock & postcarLee Leahy
2016-08-01soc/intel/quark: Fix car_stage_entry routine name.Lee Leahy
2016-07-31src/soc: Capitalize CPU, ACPI, RAM and ROMElyes HAOUAS
2016-07-31intel/broadwell: fix typoPatrick Georgi
2016-07-31intel/skylake: Enable signalling of error conditionPatrick Georgi
2016-07-31nvidia/tegra124: Adjust memlayout to Chrome OS toolchainStefan Reinauer
2016-07-31google/gale: Change board ID definition.Kan Yan
2016-07-31Remove extra newlines from the end of all coreboot files.Martin Roth
2016-07-30chromeos mainboards: remove chromeos.aslAaron Durbin
2016-07-30soc/intel/apollolake: Include gpe.h in chip.hFurquan Shaikh
2016-07-29skylake: fix VSDIO is at 0.8V when SDCard is not insertedZhuo-hao.Lee
2016-07-29soc/intel/apollolake: Remove PEIM GFX from normal mode and S3 resumeAbhay Kumar
2016-07-28rockchip/rk3399: sdram: correct controller vref settingLin Huang
2016-07-28soc/intel/apollolake: Update FSP Header files for version 146_30Brandon Breitenstein
2016-07-28intel/apollolake: Update gnvs for dptfShaunak Saha
2016-07-28intel/apollolake: Add soc specific DPTF valuesShaunak Saha
2016-07-28intel/common: Add ASL code for DPTFShaunak Saha
2016-07-28intel/common/opregion.c: only write 16 bytes to 16 byte fieldMartin Roth
2016-07-28intel/fsp1_1: Add C entry support to locate FSP Temp RAM InitSubrata Banik
2016-07-28soc/intel/skylake: Add C entry bootblock supportSubrata Banik
2016-07-28soc/intel/skylake: Do cache as ram and prepare for C entrySubrata Banik
2016-07-28soc/intel/skylake: Use init_vbnv_cmos from vboot vbnvFurquan Shaikh
2016-07-28soc/intel/broadwell: Use init_vbnv_cmos from vboot vbnvFurquan Shaikh
2016-07-28qualcomm/gale: Add required files to enable elog in ramstageFurquan Shaikh
2016-07-28qualcomm/storm: Add required files to enable elog in ramstageFurquan Shaikh