summaryrefslogtreecommitdiff
path: root/src/soc
AgeCommit message (Expand)Author
2018-08-02google/cyan: Switch Touchpad and Touchscreen interrupts to be level-triggeredMatt DeVillier
2018-08-01sdm845: Add GPIO APIDavid Dai
2018-08-01soc/amd/stoneyridge/lpc.c: Fix LPC host control namingRichard Spiegel
2018-08-01soc/intel/common/block: Add WhiskeyLake (WHL) IDsKrzysztof Sywula
2018-07-31src/soc/amd/stoneyridge: Remove IMC supportRichard Spiegel
2018-07-30soc/amd/stoneyridge/northbridge.c: Create a way to change eDP training valueRichard Spiegel
2018-07-30soc/intel/common: Add support to configure top swap featureAamir Bohra
2018-07-30soc/cavium/cn81xx: Use ATF from blobs repoPatrick Rudolph
2018-07-30soc/cavium/bootblock: Get rid of register X1Patrick Rudolph
2018-07-30soc/intel/fsp_baytrail: Add VBOOT supportPhilipp Deppenwiese
2018-07-29soc/intel: Remove legacy static TPM asl codePhilipp Deppenwiese
2018-07-27soc/amd/stoneyridge: Add IGFX device ACPI ASL entryMarc Jones
2018-07-27mediatek/mt8183: Add SPI supportmengqi.zhang
2018-07-27mediatek: Refactor SPI code among similar SOCsTristan Shieh
2018-07-27mediatek/mt8183: Remove unused MMU stuff from bootblockTristan Shieh
2018-07-26soc/intel/common/block/gpio: Add API for gpio_configure_pads_with_overrideFurquan Shaikh
2018-07-26mediatek/mt8183: Enable bootblock self-decompressionHung-Te Lin
2018-07-25soc/intel/apollolake: Get rid of power button device in corebootFurquan Shaikh
2018-07-25drivers/tpm: Add TPM ramstage driver for devices without vboot.Philipp Deppenwiese
2018-07-24cpu/x86/mtrr.h: Rename MSR SMRR_PHYS_x to IA32_SMRR_PHYSxArthur Heymans
2018-07-23soc/cavium: Enable DRAM testPatrick Rudolph
2018-07-23soc/cavium: Apply additional devicetree fixupsPatrick Rudolph
2018-07-20mediatek/mt8183: Add GPIO supportPo Xu
2018-07-20mediatek: Share GPIO code among similar SOCsTristan Shieh
2018-07-19soc/cavium: Add PCI supportPatrick Rudolph
2018-07-19Kconfig: Add config to insert ucode address in second FITRizwan Qureshi
2018-07-19Kconfig: Add config for creating a second bootblockRizwan Qureshi
2018-07-18mainboard/google/Kahlee: Select low-power mode for WiFiSimon Glass
2018-07-18soc/intel/common/block: Add WhiskeyLake W0 CPUIDKrzysztof Sywula
2018-07-18sifive/fu540: add empty sdram init and size functionsPhilipp Hug
2018-07-17riscv: add support for modifying compiler optionsXiang Wang
2018-07-17soc/amd/stoneyridge: Update ACPI external processor nameKevin Chiu
2018-07-17bdk: Use Kconfig options instead of getenv()Patrick Rudolph
2018-07-16soc/amd/stoneyridge: Add GPIO functions to SMMMarc Jones
2018-07-16soc/amd/stoneyridge: Fix gpio_set functionMarc Jones
2018-07-16soc/cavium: Fix overflow before widenPatrick Rudolph
2018-07-12Coverity: Fix CID1393976Patrick Rudolph
2018-07-12soc/intel/skylake: add a space in printing ME FPF statusPratik Prajapati
2018-07-12soc/intel/braswell/acpi/dptf/thermal.asl: Make Thermal event optionalFrans Hendriks
2018-07-11skylake: Remove "IshEnable"li feng
2018-07-11mediatek/mt8183: add PLL and clock init supportWeiyi Lu
2018-07-11mediatek: Share PLL code among similar SOCsTristan Shieh
2018-07-11mediatek/mt8183: Add MMU operation supportTristan Shieh
2018-07-11mediatek: Share MMU operation code among similar SOCsTristan Shieh
2018-07-10soc/cavium: Add secondary CPU supportPatrick Rudolph
2018-07-10soc/cavium/cn81xx: Set cntfrq_el0Patrick Rudolph
2018-07-10soc/cavium: Clean uart codePatrick Rudolph
2018-07-10soc/cavium: Enable MMUPatrick Rudolph
2018-07-10cavium: Add CN81xx SoC and eval board supportDavid Hendricks
2018-07-09src/soc: Use "foo *bar" instead of "foo* bar"Elyes HAOUAS