summaryrefslogtreecommitdiff
path: root/src/soc
AgeCommit message (Expand)Author
2018-11-09soc/intel/apollolake: Disable HECI1 before jumping to OSFurquan Shaikh
2018-11-09mb/google/kahlee: Tune eDP panel initialization timeChris Wang
2018-11-09mb/intel/icelake_rvp: Move CNVi ASL entry from static DSDT to dynamic SSDT ge...Subrata Banik
2018-11-08soc/intel/common: Add option to disable eSPI SMI at runtimeDuncan Laurie
2018-11-08mediatek/mt8183: Add DDR driver of write leveling partHuayang Duan
2018-11-08mediatek/mt8183: Add DDR driver of cmd bus training partHuayang Duan
2018-11-08mediatek/mt8183: Add DDR driver of pre-calibration partHuayang Duan
2018-11-08soc/intel/skylake: Add PCH sku id's supported for KBLPraveen hodagatta pranesh
2018-11-08soc/intel/apollolake: Improve cold boot and S3 resumeJohn Zhao
2018-11-07soc/intel/common: Include Icelake device IDsAamir Bohra
2018-11-07soc/amd/stoneyridge: Fix 81+ characters linesRichard Spiegel
2018-11-07soc/intel/skylake: Add FSP CAR support for kabylakePraveen hodagatta pranesh
2018-11-07mb/{intel/google}: Move CNVi ASL entry from static DSDT to dynamic SSDT gener...Subrata Banik
2018-11-07soc/intel/apollolake: Provide interface to update TCC offsetJohn Su
2018-11-07timer: Add wait_us/wait_ms helper macros to wait for conditionsJulius Werner
2018-11-06soc/amd/common: Fix function formatingRichard Spiegel
2018-11-05soc/amd/stoneyridge: Get rid of void pointer mathRichard Spiegel
2018-11-05mediatek/mt8183: Add DDR driver of software impedance partHuayang Duan
2018-11-05src/soc/intel/braswell/romstage/romstage.c: Perform RTC init in romstageFrans Hendriks
2018-11-05soc/intel/cannonlake: Enable ISH from deviceLijian Zhao
2018-11-05soc/intel/cannonlake: Remove depreciated UPD selectionLijian Zhao
2018-11-05riscv: add support smp_pause / smp_resumeXiang Wang
2018-11-05src: Remove unneeded include <arch/ioapic.h>Elyes HAOUAS
2018-11-05soc/intel/icelake: Add PID based on Icelake EDSAamir Bohra
2018-11-02mediatek/mt8183: Add AUXADC driverPo Xu
2018-11-02soc/intel: Enable GPIO functions in verstageDuncan Laurie
2018-11-02soc/intel/icelake: Allow coreboot to reserve stack for fspAamir Bohra
2018-11-01src: Add missing include <stdint.h>Elyes HAOUAS
2018-10-31soc/amd/stoneyridge: Fix get_cpu_count()Martin Roth
2018-10-31soc/amd/stoneyridge: Get rid of domain_read_resourcesMartin Roth
2018-10-31soc/intel/apollolake: Revert the w/a nWR_24 settingJohn Zhao
2018-10-31soc/intel/icelake: Open ports 0x60,0x64 for keyboard controllerShelley Chen
2018-10-30src: Move shared amd64 and IA32 MSRs to <cpu/x86/msr.h>Elyes HAOUAS
2018-10-30soc/amd/stoneyridge: Set IOMMU support to follow device settingMartin Roth
2018-10-30soc/amd/stoneyridge: Remove dev_find_slot where possibleRichard Spiegel
2018-10-30src: Add missing include <stdint.h>Elyes HAOUAS
2018-10-30sifive/fu540: correct cbmem supportPhilipp Hug
2018-10-29tegra210_lp0: make sure to build with compiler.h includedNico Huber
2018-10-27soc/intel/*: Make FSP header path user configurablePatrick Georgi
2018-10-26soc/intel/icelake: Do initial SoC commitAamir Bohra
2018-10-26mediatek/mt8183: Correct MPU ctrl register addressHuayang Duan
2018-10-26soc/intel/cannonlake: Add back PM TIMER EMULATIONLijian Zhao
2018-10-25soc/amd/common/def_callouts.c: Prefer using '"%s...", __func__'Richard Spiegel
2018-10-25soc/amd/stoneyridge: Remove "else" after a returnRichard Spiegel
2018-10-25soc/intel: Consolidate FSP CAR setup and teardown codePraveen hodagatta pranesh
2018-10-25soc/intel/cannonlake: Enable S4 sleep state supportpraveen hodagatta pranesh
2018-10-25soc/amd/common/pi: Correct top of DRAM reporting by AGESAMarshall Dawson
2018-10-24mediatek/mt8183: Initialize DRAM with a sequence in constant arrayHuayang Duan
2018-10-24vboot: fix CONFIG_RESUME_PATH_SAME_AS_BOOT S3 resume logicJoel Kitching
2018-10-23src: Remove unneeded whitespaceElyes HAOUAS