summaryrefslogtreecommitdiff
path: root/src/soc
AgeCommit message (Expand)Author
2017-09-01soc/intel/cannonlake: Define Max PCIE Root PortsPratik Prajapati
2017-09-01soc/intel/cannonlake: add *spi.c files to makeNick Vaccaro
2017-09-01soc/intel/cannonlake: add gpio files to makeNick Vaccaro
2017-09-01soc/intel/canonlake: Enable LPSS UART in 32bit PCI modeLijian Zhao
2017-09-01soc/intel/cannonlake: Perform dram top calculation based on HW registersSubrata Banik
2017-09-01soc/intel/apollolake: Use SMM library to get tseg region informationSubrata Banik
2017-09-01soc/intel/skylake: Use SA library to get smm region informationSubrata Banik
2017-08-30soc/intel/{cannonlake,skylake}: Add active default value for UART_FOR_CONSOLESubrata Banik
2017-08-30soc/intel/common: Add functions into common SMM librarySubrata Banik
2017-08-30soc/intel/common: Add functions into common system agent librarySubrata Banik
2017-08-30soc/intel/cannonlake: Add PrmrrSize and C6DRAM configSubrata Banik
2017-08-29soc/intel/cannonlake: Fix Coverity scan errorLijian Zhao
2017-08-29amd/stoneyridge: Change ACPI _PR.CPxx to _PR.PxxxMarc Jones
2017-08-28soc/amd: Standardize guards on header filesMartin Roth
2017-08-28soc/amd/stoneyridge: Increase preram console sizeMarshall Dawson
2017-08-28soc/intel/skylake: Fix FSP1.1 booting issue with HW based dram top calculationSubrata Banik
2017-08-26soc/intel/skylake: Move SPI lock down config after resource allocationBarnali Sarkar
2017-08-26soc/intel/cannonlake: use __packedAaron Durbin
2017-08-26soc/intel/skylake: Move DMI lock down config after resource allocationSubrata Banik
2017-08-25soc/intel/braswell: Put SERIRQ in quiet modeHannah Williams
2017-08-25soc/intel/braswell: Populate NVS SCC BAR1Hannah Williams
2017-08-25soc/intel/braswell: select GENERIC_GPIO_LIBMatt DeVillier
2017-08-25soc/intel/cannonlake: Init UPD params based on configPratik Prajapati
2017-08-25soc/intel/skylake: Remove TCO lock down programmingSubrata Banik
2017-08-25soc/intel/common: Add function to DLOCK PR registersBarnali Sarkar
2017-08-25soc/intel/skylake: Move PMC lock down config after resource allocationSubrata Banik
2017-08-25soc/intel/skylake: Remove ABASE lock down programmingSubrata Banik
2017-08-25soc/intel/skylake: Move LPC lock down config after resource allocationSubrata Banik
2017-08-25soc/intel/common: Move update_mrc_cache after BS_DEV_ENUMERATESubrata Banik
2017-08-25soc/intel/skylake: Add LPC and SPI lock down config optionSubrata Banik
2017-08-25amd/pi/hudson: Fix FCH ECMartin Roth
2017-08-25soc/amd/stoneyridge: Move IMC ASL sourceKyösti Mälkki
2017-08-25soc/amd/stoneyridge: Move oem_fan_control()Kyösti Mälkki
2017-08-24soc/intel/cannonlake: Add cpu.c and MP init supportPratik Prajapati
2017-08-23soc/intel/skylake: Usable dram top calculation based on HW registersSubrata Banik
2017-08-23soc/intel/common: Early system agent library access in postcar stageSubrata Banik
2017-08-23soc/intel/common: Add functions into common system agent librarySubrata Banik
2017-08-23soc/intel/apollolake: Allow overriding dev tree settings by boardKane Chen
2017-08-23soc/amd/stoneyridge ACPI: Sync sleepstates.asl definitionsKyösti Mälkki
2017-08-22soc/intel/cannonlake: Define soc_intel_cannonlake_configPratik Prajapati
2017-08-22soc/intel/skylake: Lock sideband access in coreboot and not in FSPBarnali Sarkar
2017-08-21soc/intel/cannonlake: Enable common PMC code for CNLLijian Zhao
2017-08-21soc/intel/skylake: Fix SGX init sequencePratik Prajapati
2017-08-21intel/common/block/sgx: Refactor SGX common codePratik Prajapati
2017-08-21intel/common/mp_init: Refactor MP Init code to get rid of microcode paramPratik Prajapati
2017-08-21intel/common/sgx: Use intel_mp_current_microcode() to get microcode pointerPratik Prajapati
2017-08-21soc/intel/cannonlake: Add support for all UART port indexSubrata Banik
2017-08-21soc/intel/skylake: Add support for all UART port indexSubrata Banik
2017-08-21soc/intel/cannonlake: Add Kconfig option to select UART indexSubrata Banik
2017-08-21soc/intel/skylake: Add Kconfig option to select UART indexSubrata Banik