index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
southbridge
/
amd
/
agesa
/
Makefile.inc
Age
Commit message (
Expand
)
Author
2020-05-18
src: Remove leading blank lines from SPDX header
Elyes HAOUAS
2020-05-11
treewide: Remove "this file is part of" lines
Patrick Georgi
2020-05-09
src/: Replace GPL boilerplate with SPDX headers
Patrick Georgi
2020-03-17
src (minus soc and mainboard): Remove copyright notices
Patrick Georgi
2019-01-14
AGESA/binaryPI: Drop invalid AMD_AGESA_BOLTON
Kyösti Mälkki
2015-11-20
southbridge/amd: add support for Bolton FCH
Felix Held
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-05-21
Remove address from GPLv2 headers
Patrick Georgi
2015-04-27
kbuild: automatically include southbridges
Stefan Reinauer
2014-11-20
AGESA: Remove redundant Avalon support from Hudson
Kyösti Mälkki
2014-08-30
AMD Steppe Eagle: New integrated southbridge (Avalon)
Bruce Griffith
2013-08-05
AMD Kabini: Modify Hudson southbridge to support new AMD processor
Siyuan Wang
2013-03-01
GPLv2 notice: Unify all files to just use one space in »MA 02110-1301«
Paul Menzel
2012-07-14
AGESA F15 wrapper for Hudson.
zbao