index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
southbridge
/
amd
/
cimx
Age
Commit message (
Expand
)
Author
2011-11-01
remove trailing whitespace
Stefan Reinauer
2011-10-23
SB800: Hide unused gpp ports
Kerry Sheh
2011-10-14
Fix AMD SB800 (cimx) southbridge code to compile with gcc 4.6
Stefan Reinauer
2011-10-12
SB800 RAID: add kconfig option RAID_MISC_ROM_POSITION
Kerry Sheh
2011-10-12
SB800: Sata Enable bus master and enable ahci for AHCI/RAID mode
Kerry Sheh
2011-10-12
sb800: Add Kconfig option ENABLE_IDE_COMBINED_MODE
Kerry Sheh
2011-10-11
mainboard: complete the sb800 devicetree even device is off
Kerry Sheh
2011-10-11
sb800: Add sata ahci/raid mode kconfig option
Kerry Sheh
2011-09-15
AMD SB800 early console use fix
efdesign98
2011-09-07
AMD SB800 southbridge update
Kerry She
2011-09-07
AMD F14 southbridge update
Kerry She
2011-07-14
Move AMD SB800 early clock setup.
Scott Duplichan
2011-07-14
Set SB800 ROM decode size based on kconfig.
Marc Jones
2011-06-29
amd southbirdge sb800 wrapper, pci bridge fix
Kerry She
2011-06-28
Addition of Family12/SB900 wrapper code
efdesign98
2011-06-22
Rename {CPU|NB|SB}/amd/*_wrapper folders
efdesign98