summaryrefslogtreecommitdiff
path: root/src/southbridge/amd
AgeCommit message (Expand)Author
2012-05-10Unmark source files as executablesAlec Ari
2012-05-09Move fadt.c to the cimx sb800 southbridge directory to be shared.Marc Jones
2012-05-09Add simple PMIO & PMIO2 read/write routines to CIMX wrapperMartin Roth
2012-05-08Some more #if cleanupPatrick Georgi
2012-05-08Clean up #ifsPatrick Georgi
2012-04-19Do not produce temp s3.rom if the board doesn't need it.zbao
2012-04-17More portable s3 scratch space creationPatrick Georgi
2012-04-12Add Southbridge support for S3.zbao
2012-04-12Unify IO APIC address specificationPatrick Georgi
2012-04-02Add sb800 spi support.zbao
2012-03-07Move C labels to start-of-linePatrick Georgi
2012-02-29AMD southbridge: remove sp5100Kyösti Mälkki
2012-02-22amd/sb600: Move HAVE_HARD_RESET to southbridgePatrick Georgi
2012-02-20Force SB600 bootblock to use I/O for PCI configDave Frodin
2012-02-20Force SB700 bootblock code to use I/O for PCI config cycles.Dave Frodin
2012-02-20Force SB800 bootblock to use I/O for PCI configDave Frodin
2012-02-20Fixes Fam10/SR5650 cpu not recognized message.Dave Frodin
2012-02-17amd/sb700: Move HAVE_HARD_RESET to southbridgePatrick Georgi
2012-02-17amd/sb800: Move HAVE_HARD_RESET to southbridgePatrick Georgi
2012-02-17amd/amd8111: Move HAVE_HARD_RESET to southbridgePatrick Georgi
2012-02-16SB700 southbridge: AMD SB700/SP5100 southbridge CIMX wrapperKerry Sheh
2012-02-02CIMX wrapper: remove redudant traversing sb800 and sb900 CIMX dirKerry Sheh
2012-01-08rs780: correct comment in switching_gpp_configurations()Jonathan A. Kollasch
2012-01-05rs780: use bitwise rather than boolean notJonathan A. Kollasch
2012-01-05rs780: power down GPPSB SB lane pads in correct PCIe coreJonathan A. Kollasch
2011-12-21Persimmon audio codec verb patch.Marc Jones
2011-12-06Fix AMD 8132 and 8151 southbridge buildsKyösti Mälkki
2011-12-05RS780: print the vgainfoDenis 'GNUtoo' Carikli
2011-11-01remove trailing whitespaceStefan Reinauer
2011-10-31Fix usb debug dongle supportSven Schnelle
2011-10-30Fix gcc 4.6.1 breakage of southbridge/amd/sr5650/pcie.c.Stefan Reinauer
2011-10-28Get rid of the old romstage-as-bootblock ROM layoutPatrick Georgi
2011-10-28sb600: Implement EHCI workaroundPatrick Georgi
2011-10-27Added smbus block read/write for amd8111Oskar Enoksson
2011-10-23SB800: Hide unused gpp portsKerry Sheh
2011-10-15AMD CPU and chipset fixes for compilation with gcc 4.6Stefan Reinauer
2011-10-14Fix AMD SB800 (cimx) southbridge code to compile with gcc 4.6Stefan Reinauer
2011-10-13amd/sb600: Enable COM2 at all times in early setupPatrick Georgi
2011-10-12SB800 RAID: add kconfig option RAID_MISC_ROM_POSITIONKerry Sheh
2011-10-12SB800: Sata Enable bus master and enable ahci for AHCI/RAID modeKerry Sheh
2011-10-12sb800: Add Kconfig option ENABLE_IDE_COMBINED_MODEKerry Sheh
2011-10-11mainboard: complete the sb800 devicetree even device is offKerry Sheh
2011-10-11sb800: Add sata ahci/raid mode kconfig optionKerry Sheh
2011-09-15AMD SB800 early console use fixefdesign98
2011-09-14rs780: hide unused gfx ports and gpp portsKerry Sheh
2011-09-07AMD SB800 southbridge updateKerry She
2011-09-07AMD F14 southbridge updateKerry She
2011-09-04Adjust some code/comment of sb700 sata initWang Qing Pei
2011-07-22Update AMD SR5650 and SB700efdesign98
2011-07-14Move AMD SB800 early clock setup.Scott Duplichan
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-23 04:24:11 +0000