summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/bd82x6x
AgeCommit message (Expand)Author
2016-09-04southbridge/intel/bd82x6x: transition away from device_tAntonello Dettori
2016-08-31src/southbridge: Code formatingElyes HAOUAS
2016-08-28src/southbridge: Add required space before opening parenthesis '('Elyes HAOUAS
2016-08-19bd82x6x/pch: move global variables to static variables in functionsFelix Held
2016-08-08chromeos chipsets: select RTC usageAaron Durbin
2016-08-01Remove non-ascii & unprintable charactersMartin Roth
2016-07-31src/southbridge: Capitalize CPU, RAM and ROMElyes HAOUAS
2016-07-30chromeos mainboards: remove chromeos.aslAaron Durbin
2016-07-28bootmode: Get rid of CONFIG_BOOTMODE_STRAPSFurquan Shaikh
2016-07-15southbridge/intel/bd82x6x: use common Intel ACPI hardware definitionsAaron Durbin
2016-02-23southbridge/intel/ibexpeak: Use common gpio.cPatrick Rudolph
2016-02-18southbridge/intel/bd82x6x/acpi: Fix IRQ warningsPatrick Rudolph
2016-02-18southbridge/intel/bd82x6x: Use common gpio.cPatrick Rudolph
2016-02-12Make MRC vs native a config rather than making a separate chipset for it.Vladimir Serbinenko
2016-01-07Correct some common spelling mistakesMartin Roth
2016-01-03sb/intel/bd82x6x: Add missing PCIIDs for variants .Vladimir Serbinenko
2015-12-10ACPI: Fix IASL Warning about unused method for _TZ checksMartin Roth
2015-11-04sb/intel/bd82x6x: Assign unique bus/dev/fn for I/O APIC + HPETsNico Huber
2015-10-31tree: drop last paragraph of GPL copyright headerPatrick Georgi
2015-10-16intel/southbridge/bd82x6x: Add option to set SPI VSCC registersNico Huber
2015-10-03sandybridge ivybridge: Treat native init as first class citizenAlexandru Gagniuc
2015-09-29intel: auto include intel/common/firmwareAaron Durbin
2015-09-16Move final Intel chipsets with ME to intel/common/firmwareMartin Roth
2015-09-02southbridge/bd82x6x: use new ssdt sata port generatorAlexander Couzens
2015-07-07timestamp: remove conditional #if CONFIG_COLLECT_TIMESTAMPSAaron Durbin
2015-06-24sandy/ivy: Include IRQ routes from platformKyösti Mälkki
2015-06-09Create i945-ivy smm tseg init based on ivy code.Vladimir Serbinenko
2015-06-05device_ops: add device_t argument to acpi_fill_ssdt_generatorAlexander Couzens
2015-06-05device_ops: add device_t argument to acpi_inject_dsdt_generatorAlexander Couzens
2015-06-04devicetree: Change scan_bus() prototype in device opsKyösti Mälkki
2015-06-04devicetree: Discriminate device ops scan_bus()Kyösti Mälkki
2015-05-29bd82x6x: Move calling of finalize() on resume to southbridge codeVladimir Serbinenko
2015-05-29Remove whitespace at the end of line.Vladimir Serbinenko
2015-05-29nvs: Add missing stdint.h include.Vladimir Serbinenko
2015-05-28Migrate 206ax to SMM_MODULESVladimir Serbinenko
2015-05-28igd.asl rewriteVladimir Serbinenko
2015-05-28Remove address from GPLv2 headersPatrick Georgi
2015-05-26acpi: Remove monolithic ACPIVladimir Serbinenko
2015-05-26bd82x6x: Merge common platform ASL code.Vladimir Serbinenko
2015-05-21Kill ENABLE_TPM.Vladimir Serbinenko
2015-05-21Remove address from GPLv2 headersPatrick Georgi
2015-05-20bd82x6x: Merge common apmc finalize procedure.Vladimir Serbinenko
2015-05-14bd82x6x, ibexpeak: Support fully locking ROM on S3 resume.Vladimir Serbinenko
2015-05-053rdparty: move to 3rdparty/blobsPatrick Georgi
2015-05-053rdparty: Move to blobsPatrick Georgi
2015-04-28Kconfig whitespace fixesMartin Roth
2015-04-28intel SMI handlers: Refactor GPI SMI/SCI routingKyösti Mälkki
2015-04-27kbuild: automatically include southbridgesStefan Reinauer
2015-04-20southbridge/intel/bd82x6x: Add LPC id 0x1e49 for B75 chipsetDamien Zammit
2015-04-20southbrige/intel/bd82x6x: add XHCI overcurrent map configNicolas Reinecke
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-15 03:48:41 +0000