summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/bd82x6x
AgeCommit message (Expand)Author
2017-09-20vboot: reset vbnv in cmos when cmos failure occursAaron Durbin
2017-09-20southbridge/intel/bd82x6x: refactor rtc failure checkingAaron Durbin
2017-09-19sb/intel/bd82x6x: Add awareness of ME's Alt Disable ModeNathaniel Roach
2017-09-14device: acpi_name() should take a const struct deviceAaron Durbin
2017-09-13sb/intel/bd82x6x: Add time-stamp around ME DRAM updateNathaniel Roach
2017-08-30sb/intel/*: add option to lockdown chipset on normal boot pathBill XIE
2017-08-29sb/intel/bd82x6x: make hotplug map consistent to remapped portsBill XIE
2017-08-06sb/intel/*: Use common SMBus functionsArthur Heymans
2017-08-03intel/bd82x6x: Replace magic IOBP constants with known namesFelix Held
2017-07-16southbridge/intel: add IS_ENABLED() around Kconfig symbol referencesMartin Roth
2017-07-13Rename __attribute__((packed)) --> __packedStefan Reinauer
2017-06-27sb/intel/bd82x6x: Fill in acpi_namePatrick Rudolph
2017-06-16southbridge/bd82x6x - add GNVS var for trackpad IRQMatt DeVillier
2017-06-15Revert "sb/intel/bd82x6x: Disable unused bridges"Nico Huber
2017-06-13Consolidate reset API, add generic reset_prepare mechanismJulius Werner
2017-06-02sb/intel/bd82x6x: Disable unused bridgesPatrick Rudolph
2017-06-02sb/intel/bd82x6x/early_usb: Use register namePatrick Rudolph
2017-05-31sb/bd82x6x: add ACPI method to generate USB port infoMatt DeVillier
2017-05-21sb/intel/bd82x6x/finalize: Lock ETR3 CF9GRPatrick Rudolph
2017-05-05sb/intel/bd82x6x/bootblock: Use register namePatrick Rudolph
2017-05-05sb/intel/bd82x6x/finalize: Use register namePatrick Rudolph
2017-05-01nb/intel/sandybridge/gma: Set up OpRegion in nb codePatrick Rudolph
2017-02-23lynxpoint bd82x6x: Enable PCI-to-PCI bridgeKyösti Mälkki
2016-12-08buildsystem: Drop explicit (k)config.h includesKyösti Mälkki
2016-12-08sb/intel/bd82x6x: Add TCO_Lock in finalize stepDennis Wassenberg
2016-12-06intel PCI ops: Remove explicit PCI MMCONF accessKyösti Mälkki
2016-12-06intel PCI ops: Remove explicit PCI MMCONF accessKyösti Mälkki
2016-10-07src/southbridge: Remove whitespace after sizeofElyes HAOUAS
2016-09-04southbridge/intel/bd82x6x: transition away from device_tAntonello Dettori
2016-08-31src/southbridge: Code formatingElyes HAOUAS
2016-08-28src/southbridge: Add required space before opening parenthesis '('Elyes HAOUAS
2016-08-19bd82x6x/pch: move global variables to static variables in functionsFelix Held
2016-08-08chromeos chipsets: select RTC usageAaron Durbin
2016-08-01Remove non-ascii & unprintable charactersMartin Roth
2016-07-31src/southbridge: Capitalize CPU, RAM and ROMElyes HAOUAS
2016-07-30chromeos mainboards: remove chromeos.aslAaron Durbin
2016-07-28bootmode: Get rid of CONFIG_BOOTMODE_STRAPSFurquan Shaikh
2016-07-15southbridge/intel/bd82x6x: use common Intel ACPI hardware definitionsAaron Durbin
2016-02-23southbridge/intel/ibexpeak: Use common gpio.cPatrick Rudolph
2016-02-18southbridge/intel/bd82x6x/acpi: Fix IRQ warningsPatrick Rudolph
2016-02-18southbridge/intel/bd82x6x: Use common gpio.cPatrick Rudolph
2016-02-12Make MRC vs native a config rather than making a separate chipset for it.Vladimir Serbinenko
2016-01-07Correct some common spelling mistakesMartin Roth
2016-01-03sb/intel/bd82x6x: Add missing PCIIDs for variants .Vladimir Serbinenko
2015-12-10ACPI: Fix IASL Warning about unused method for _TZ checksMartin Roth
2015-11-04sb/intel/bd82x6x: Assign unique bus/dev/fn for I/O APIC + HPETsNico Huber
2015-10-31tree: drop last paragraph of GPL copyright headerPatrick Georgi
2015-10-16intel/southbridge/bd82x6x: Add option to set SPI VSCC registersNico Huber
2015-10-03sandybridge ivybridge: Treat native init as first class citizenAlexandru Gagniuc
2015-09-29intel: auto include intel/common/firmwareAaron Durbin
generated by cgit v1.2.3 (git 2.25.1) at 2024-08-06 22:18:45 +0000