summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/bd82x6x
AgeCommit message (Expand)Author
2019-11-13sb/intel: Remove ENABLE_ACPI_MODE_IN_COREBOOTKyösti Mälkki
2019-11-10sb/intel/common: Remove the SOUTHBRIDGE_INTEL_COMMON Kconfig symbolArthur Heymans
2019-11-10sb/intel/common: Make COMMON_RESET optionalArthur Heymans
2019-11-10sb/intel/common: Make linking rtc.c conditionalArthur Heymans
2019-11-09arch/x86: Replace some __SMM__ guardsKyösti Mälkki
2019-11-09ELOG: Avoid some preprocessor useKyösti Mälkki
2019-11-08sb,soc/intel: Reduce preprocessor use with ME debuggingKyösti Mälkki
2019-11-08arch/x86: Drop some __SMM__ guardsKyösti Mälkki
2019-11-04sb/intel: Use defined CONFIG_HPET_ADDRESSElyes HAOUAS
2019-11-04mb/*/*{bd82x6x/ibexpreak}: Use sb/intel/common/acpi/platform.aslArthur Heymans
2019-11-04sb/intel: Move 'smbus.asl' to common placeElyes HAOUAS
2019-11-01soc/intel/{IA-CPU/SOC}: Move sleepstates.asl into southbridge/intel/common/acpiSubrata Banik
2019-10-30sb/intel/common: Make linking pmbase.c conditionalArthur Heymans
2019-10-30src/southbridge: change "unsigned" to "unsigned int"Martin Roth
2019-10-21src/{device,drivers,mb,nb,soc,sb}: Remove unused 'include <console/console.h>'Elyes HAOUAS
2019-10-16sb/intel/bd82x6x/lpc: Set up default LPC decode rangesArthur Heymans
2019-10-09sb/intel/bd82x6x: Remove setting up lpc decode ranges in ramstageArthur Heymans
2019-10-08device: Use scan_static_bus() over scan_lpc_bus()Nico Huber
2019-10-01intel/pci: Utilise pci_def.h for PCI_BRIDGE_CONTROLKyösti Mälkki
2019-09-30sb/intel/bd8x62x,i82801gx: Fix PCI bridge subsystem IDsKyösti Mälkki
2019-09-30sb/intel/bd82x6x: Use common final SPI OPs setupArthur Heymans
2019-09-22device/pci: Replace add with bitwise-orKyösti Mälkki
2019-09-12southbridge: Remove not used #include <elog.h>Elyes HAOUAS
2019-08-21southbridge/intel: Tidy up preprocessor and headersKyösti Mälkki
2019-08-13cpu/x86: Separate save_state struct headersKyösti Mälkki
2019-07-26sb/intel/bd82x6x: Add support to disable xHCIPatrick Rudolph
2019-07-19sb/intel/{bd82x6x|ibexpeak}: Drop p_cnt_throttling_supportedPatrick Rudolph
2019-07-18sb/intel/bd82x6x: Add and use more RCBA definesPatrick Rudolph
2019-07-09arch/x86: Avoid HAVE_SMI_HANDLER conditional with smm-classKyösti Mälkki
2019-06-21sb/intel/bd82x6x/early_pch.c: Remove variable set but not usedElyes HAOUAS
2019-06-21sb/intel/bd82x6x: Set up io_gen_dec in romstage based on devicetreeArthur Heymans
2019-06-18sb/intel/bd82x6x/lpc.c: Remove reinitializing the SPI driverArthur Heymans
2019-05-29src/southbridge: Add missing 'include <types.h>'Elyes HAOUAS
2019-05-29sb/intel/*: Delete early_spiPatrick Rudolph
2019-05-16nb/intel/sandybridge: Move DMI init codePatrick Rudolph
2019-05-16sb/intel/bd82x6x/early_pch: Make use of RCBA and DMIBAR marcrosPatrick Rudolph
2019-05-16sb/intel/sandybridge/early_pch: Make DMI init more readablePatrick Rudolph
2019-05-15src/southbridge: Remove unneeded include <arch/io.h>Elyes HAOUAS
2019-05-13{bd82x6x,i82801gx,ibexpeak,lynxpoint}: Remove dead code and use macroElyes HAOUAS
2019-05-10sb/bd82x6x: Don't rewrite over BCTRLElyes HAOUAS
2019-05-07sb/intel/bd82x6x: Fix flashconsole after lockdownDan Elkouby
2019-05-07sb/{ICH7,NM10,PCH}: Use common watchdog_off functionElyes HAOUAS
2019-05-06sb/intel/bd82x6x: Use common/rcba.hPatrick Rudolph
2019-05-03{soc, southbridge} : Correct typo in commentFrans Hendriks
2019-04-29sb/intel/bd82x6x: Use system_reset()Elyes HAOUAS
2019-04-23sb/intel/bd82x6x: fix linking for non-native raminit caseMatt DeVillier
2019-04-23nb/intel/sandybridge: Drop pch.h from sandybridge.hPatrick Rudolph
2019-04-18nb/intel/sandybridge: Move southbridge code to bd82x6xPatrick Rudolph
2019-04-16sb/intel/bd82x6x: Use SOUTHBRIDGE_INTEL_COMMON_PMCLIBPatrick Rudolph
2019-04-06src: Use include <delay.h> when appropriateElyes HAOUAS
generated by cgit v1.2.3 (git 2.25.1) at 2024-10-31 02:59:25 +0000