index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
southbridge
/
intel
/
i3100
/
i3100_lpc.c
Age
Commit message (
Expand
)
Author
2010-12-08
first round name simplification. drop the <component>_ prefix.
stepan
2010-10-12
We define IO_APIC_ADDR in <arch/ioapic.h>, let's use it.
Uwe Hermann
2010-06-17
Always enable parent resources before child resources.
Myles Watson
2010-04-27
Since some people disapprove of white space cleanups mixed in regular commits
Stefan Reinauer
2010-03-22
Fix all the format string warnings.
Myles Watson
2010-03-22
printk_foo -> printk(BIOS_FOO, ...)
Stefan Reinauer
2010-03-16
pci drivers should be const.
Stefan Reinauer
2010-01-16
coreboot has 13 instances of IOAPIC setup distributed across a lot
Stefan Reinauer
2009-07-02
Move the v3 resource allocator to v2.
Myles Watson
2009-07-01
Add support for the Intel Eagle Heights development board.
Thomas Jourdan
2009-06-03
Revert "CMOS: Add set_option and rework get_option."
Luc Verhaegen
2009-06-03
CMOS: Add set_option and rework get_option.
Luc Verhaegen
2008-08-25
This patch modifies the Intel 3100 southbridge code to recognize the
Ed Swierk
2008-05-07
Implement GPIO configuration routines for the Intel 3100 southbridge,
Ed Swierk
2008-03-30
Like other Intel chipsets, the Intel 3100 has a TCO timer that reboots
Ed Swierk
2008-03-16
Here is an updated patch addressing most of Uwe's and Peter's ...
Ed Swierk