index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
southbridge
/
intel
/
i82371eb
Age
Commit message (
Expand
)
Author
2009-05-11
This patch adds high table support to qemu. It was already added to
Myles Watson
2009-04-06
(trivial) fix some warnings
Stefan Reinauer
2008-01-18
Please bear with me - another rename checkin. This qualifies as trivial, no
Stefan Reinauer
2007-11-30
Improve support for the Intel 82371FB/SB/AB/EB/MB southbridge(s):
Uwe Hermann
2007-11-29
Restructure/rename/comment a few 82371XX-related PCI IDs (trivial).
Uwe Hermann
2007-10-24
Ever wondered where those "setting incorrect section attributes for
Stefan Reinauer
2007-06-03
Intel 82371EB: Some code simplifications (trivial).
Uwe Hermann
2007-05-29
Intel 82371EB: Add IDE init support.
Uwe Hermann
2007-05-27
Init for the Intel 82371EB southbridge: make all ROM/BIOS regions
Uwe Hermann
2007-05-03
Correct the RAM checking code to _not_ check the range from 640 KB - 1 MB,
Uwe Hermann
2006-08-04
final rename orgy. sorry for the inconvenience. This should fix it again
Stefan Reinauer
2006-08-04
ouch. it's 8_2_371. I'll fix it. This commit breaks compilation
Stefan Reinauer