summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/i82801jx
AgeCommit message (Expand)Author
2018-05-09src/southbridge: Serialize methods with named objects insideMartin Roth
2018-04-30southbridge/intel: Remove space before/after parenthesisElyes HAOUAS
2018-01-05nb/intel/x4x: Disable watchdog, halt TCO timer and clear timeoutArthur Heymans
2017-12-10sb/intel/i82801jx: Hook up spi codeArthur Heymans
2017-12-03sb/intel: Replace DTS2 with FLVLPatrick Rudolph
2017-11-23sb/intel/i82801jx: Store initial timestamp in bootblockArthur Heymans
2017-09-12sb/intel/i82801jx: Add smbus block operationsArthur Heymans
2017-09-06sb/intel/i82801jx: Use __packedJonathan Neuschäfer
2017-08-19i82801dx/gx/ix/jx: Add low-memory backup for S3 pathKyösti Mälkki
2017-08-10sb/intel/i82801jx: Remove dead codeArthur Heymans
2017-08-07sb/intel/i82801jx: Add romstage smbus and i2c block operationsArthur Heymans
2017-08-06sb/intel/*: Use common SMBus functionsArthur Heymans
2017-07-25sb/intel/i82801jx: Add Interrupt pin and routing RCBA offsets macrosArthur Heymans
2017-07-25sb/intel/i82801jx: Route all PIRQ to INT11Arthur Heymans
2017-07-24sb/intel/i82801jx: Generate default fadt and madtArthur Heymans
2017-07-23sb/intel/i82801jx: Add function to detect s3 resumeArthur Heymans
2017-07-23sb/intel/i82801jx: Add addition IO resourcesArthur Heymans
2017-07-21I82801JX: Add IS_ENABLED around config optionsMartin Roth
2017-07-21sb/intel/i82801jx: Add correct PCI ids and change namesArthur Heymans
2017-07-21sb/intel/i82801jx: Copy i82801ixArthur Heymans