summaryrefslogtreecommitdiff
path: root/src/southbridge/intel
AgeCommit message (Expand)Author
2012-07-26Log event for abnormal management engine statusDuncan Laurie
2012-07-26NVS: Add a temp sensor ID and an ACPI Method to set itDuncan Laurie
2012-07-26ME: Move ME v8 lockdown to finalize stepDuncan Laurie
2012-07-26Reserve bd82x6x LPC decode ranges in the resource allocatorMarc Jones
2012-07-26ELOG: Log run-time SMI southbridge eventsDuncan Laurie
2012-07-26SATA: Add option to configure gen3 transmitterDuncan Laurie
2012-07-26ELOG: Support GSMI in CPT/PPT southbridge SMI handlerDuncan Laurie
2012-07-25SMM: Skip locking SPI registers in finalize stepDuncan Laurie
2012-07-25ELOG: Log boot-time events found in southbridgeDuncan Laurie
2012-07-25SMM: rename tseg_fixup to tseg_relocate and exportDuncan Laurie
2012-07-25CougarPoint/PantherPoint: Add HM77 device ID to tableKimarie Hoot
2012-07-25bd82x6x: Drop unneeded pci_dev_tStefan Reinauer
2012-07-24CPU: Set flex ratio to nominal TDP ratio in bootblockDuncan Laurie
2012-07-24SMM: Fix state save map for sandybridge and TSEGDuncan Laurie
2012-07-24SMM: Add option for SPI driver to be available in SMMDuncan Laurie
2012-07-24Fix automatic ME detection in finalizeStefan Reinauer
2012-07-24Cougar/Panther Point: Compile in ME7 and ME8 code at the same timeStefan Reinauer
2012-07-24Fix ME hash functions on Panther Point/Cougar PointStefan Reinauer
2012-07-24Add PCIe port disable debug messageMarc Jones
2012-07-24bd82x6x: Support power-on-after-power-fail betterStefan Reinauer
2012-07-24Fix function generating GPIO state based vectorVadim Bendebury
2012-07-24Add specific power management init code for PantherPointDuncan Laurie
2012-07-24RTC: Enable extended CMOS in the bootblockDuncan Laurie
2012-07-24bd82x6x: Convert all PCI ID lists to new schemeStefan Reinauer
2012-07-24Add support for HM70 and NM70 LPC bridgeStefan Reinauer
2012-07-24SPI flash layer: remove unused function spi_flash_free()Stefan Reinauer
2012-06-23i3100: add smbus_write_byte()Sven Schnelle
2012-06-21i3100: Enable second IOAPIC for PCI-XSven Schnelle
2012-05-30Provide functions to access arbitrary GPIO pins and vectorsVadim Bendebury
2012-05-30Add support for Panther Point to SPI driverStefan Reinauer
2012-05-29Fix compilation with CONFIG_DEBUG_SPI_FLASH enabledStefan Reinauer
2012-05-29Fix full reset for Ivy Bridge platformsVadim Bendebury
2012-05-10Add SPI flash driverStefan Reinauer
2012-05-08Clean up #ifsPatrick Georgi
2012-05-01Fix issue with PCIe power management setupDuncan Laurie
2012-05-01Add an option to enable PCIe root port coalescingDuncan Laurie
2012-05-01Update PCIe Root Port _PRT to handle re-mapped functionsDuncan Laurie
2012-05-01Fix SATA port map to only enable port 0Stefan Reinauer
2012-05-01Don't disable ACPI in the S3 resume pathDuncan Laurie
2012-05-01add new LPC controller device ID valueVadim Bendebury
2012-05-01Allow device ID arrays in the PCI driver structureVadim Bendebury
2012-04-27Cougar Point southbridge: Add includes and drop post_code()Stefan Reinauer
2012-04-27SMM: unify mainboard APM command handlersStefan Reinauer
2012-04-24Intel 82801dx: compile early_smbus as separate objectKyösti Mälkki
2012-04-20Refactor some alignment handlingPatrick Georgi
2012-04-12Unify IO APIC address specificationPatrick Georgi
2012-04-04Add support for Intel Panther Point PCHStefan Reinauer
2012-03-24i82801gx: Support power-on-after-power-fail betterPatrick Georgi
2012-03-24i82801gx: Use CMOS variable if available for power-on on power failurePatrick Georgi
2012-02-17intel/i82801cx: Move HAVE_HARD_RESET to southbridgePatrick Georgi
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-29 01:18:41 +0000