summaryrefslogtreecommitdiff
path: root/src/southbridge/intel
AgeCommit message (Expand)Author
2014-10-18i945: Consolidate FADT codeVladimir Serbinenko
2014-10-17lenovo/t520: Use native raminit over MRC blobNicolas Reinecke
2014-10-17Fix ICH spi implementation which reads data from different chips.Philipp Deppenwiese
2014-10-17bd82x6x: Consolidate common GNVS initVladimir Serbinenko
2014-10-17bd82x6x: Consolidate early native USB initVladimir Serbinenko
2014-10-16bd82x6x: Move common bd82x6x S3 detect to bd82x6x code.Vladimir Serbinenko
2014-10-16ACPI: Remove CONFIG_GENERATE_ACPI_TABLESVladimir Serbinenko
2014-10-15i945: Convert to per-device ACPIVladimir Serbinenko
2014-10-15gm45: Convert to per-device ACPIVladimir Serbinenko
2014-10-11bd82x6x, ibexpeak, lynxpoint: Declare NVSA before its use.Vladimir Serbinenko
2014-10-10lynxpoint: Change OEM table ID for serialio.Vladimir Serbinenko
2014-10-10bd82x6x, ibexpeak, lynxpoint: Ensure 0-filling of uninited GNVS vars.Vladimir Serbinenko
2014-09-22haswell: Move to per-device ACPIVladimir Serbinenko
2014-09-18lynxpoint: Don't enable SMI handling of TCODuncan Laurie
2014-09-13southbridge/bd82x6x: Reserve 16 MiB for flash and not 8.Vladimir Serbinenko
2014-09-13azalia: Shrink boilerplateVladimir Serbinenko
2014-09-12sch: make separate copy of nvs.hVladimir Serbinenko
2014-09-11Move nehalem/sandy/ivy to per-device acpiVladimir Serbinenko
2014-09-05i82801gx: Kill unused TCG and SMI1Vladimir Serbinenko
2014-08-30sandybridge: Add native sandybridgeVladimir Serbinenko
2014-08-18southbridge/intel/fsp_rangeley: fix to include irqroute.h twiceMartin Roth
2014-08-12gm45: Move S3 detection to enable stage.Vladimir Serbinenko
2014-08-12i82801ix: Make RP04 optionally hotpluggable.Vladimir Serbinenko
2014-08-11i82801ix: Declare gen decode registers.Vladimir Serbinenko
2014-08-10lynxpoint: Add interrupt for GPIO controller in ACPI deviceDuncan Laurie
2014-08-10intel/fsp_bd82x6x: Fix cycle error some morePatrick Georgi
2014-08-03intel/fsp_bd82x6x: Fix cycle errorPatrick Georgi
2014-08-01i82801ix: Provide ramstage smbus functions.Vladimir Serbinenko
2014-07-30southbridge/intel: Add fsp_rangeley supportMartin Roth
2014-07-30i82801ix: Allow configuration of SATA mode in CMOS.Vladimir Serbinenko
2014-07-30i82801ix: Enable usbdebug options.Vladimir Serbinenko
2014-07-29sandy/ivybridge: Native raminit (lint clean)Edward O'Callaghan
2014-07-29sandy/ivybridge: Native raminit.Vladimir Serbinenko
2014-07-17intel/lynxpoint/Kconfig: Remove duplicate option `IFD_BIN_PATH`Paul Menzel
2014-07-17southbridge,Makefile.inc: Trivial - drop trailing blank lines at EOFEdward O'Callaghan
2014-07-17southbridge,ASL: Trivial - drop trailing blank lines at EOFEdward O'Callaghan
2014-07-15southbridge/intel/bd82x6x/me_8.x.c: Trivial - space to tab fixEdward O'Callaghan
2014-07-14SPI: Split writes using spi_crop_chunk()Kyösti Mälkki
2014-07-12libpayload: find source of input charactersLuigi Semenzato
2014-07-11intel/lynxpoint: Allow to always route USB3 ports to XHCIStefan Reinauer
2014-07-11intel/lynxpoint: Work around XHCI resume issuesDuncan Laurie
2014-07-11intel/lynxpoint: xhci: Revert suspend/resume changesDuncan Laurie
2014-07-08southbridge: Trivial - drop trailing blank lines at EOFEdward O'Callaghan
2014-07-05spi: Change spi_xfer to work in units of bytes instead of bits.Gabe Black
2014-07-05spi: Remove unused parameters from spi_flash_probe and setup_spi_slave.Gabe Black
2014-07-05intel/lynxpoint: Build intermediate step to add Lynx Point ME imageDuncan Laurie
2014-07-05intel/lynxpoint: xhci: Port reset changes on suspend/resumeDuncan Laurie
2014-07-05intel/lynxpoint: Export pch_enable_lpc() for Super I/O systemsStefan Reinauer
2014-07-04intel/lynxpoint: Add SATA DEVSLP disable optionMarc Jones
2014-07-04intel/lynxpoint: Add CONFIG_LOCK_MANAGEMENT_ENGINE entry to KconfigDuncan Laurie
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-27 09:13:16 +0000