index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
southbridge
/
nvidia
/
mcp55
/
mcp55_early_setup_car.c
Age
Commit message (
Expand
)
Author
2010-11-21
Move MCP55_PCI_E_X_* to Kconfig. Any useless values in romstage.cs were
Patrick Georgi
2010-10-26
When gcc 4.5.0 is used, compiling mcp55_early_setup_car.c fails. This change ...
Scott Duplichan
2010-10-05
attached patch moves a couple more config flags out of romstage:
Patrick Georgi
2010-09-13
Move initialization of MMCONF BAR to cache_as_ram setup phase, in order
Arne Georg Gleditsch
2010-09-09
Please find appended. This patch gets rid of the %gs magic altogether,
Arne Georg Gleditsch
2010-04-30
Get rid of a few more warnings.
Myles Watson
2010-04-25
try to unify timing initialization across those boards that need it...
Stefan Reinauer
2010-04-25
no warnings days.
Stefan Reinauer
2010-04-25
zero warnings days
Stefan Reinauer
2010-04-14
zero warnings days. Down to under 600 different warnings
Stefan Reinauer
2010-03-31
Drop \r\n and \n\r as both print_XXX and printk now do this internally.
Stefan Reinauer
2009-03-13
This, ladies and gentlement, is commit #4000.
Stefan Reinauer
2008-10-01
The ARRAY_SIZE macro is convenient, yet mostly unused. Switch lots of
Carl-Daniel Hailfinger
2008-01-18
Please bear with me - another rename checkin. This qualifies as trivial, no
Stefan Reinauer
2007-09-25
As per suggestion from Yinghai Lu <yinghailu@gmail.com> this patch
Uwe Hermann
2007-02-01
Add support for the NVIDIA MCP55 southbridge.
Yinghai Lu