summaryrefslogtreecommitdiff
path: root/src/southbridge
AgeCommit message (Expand)Author
2011-06-22Rename {CPU|NB|SB}/amd/*_wrapper foldersefdesign98
2011-06-20sb800: move spi prefetch and fast read mode to sb bootblock.Stefan Reinauer
2011-06-19ASRock E350M1: Configure SB800 GPP ports to support onboard pcie nicScott Duplichan
2011-06-15SMM: don't overwrite SMM memory on resumeSven Schnelle
2011-06-15i82801gx: replace cafed00d/cafebabe by definesSven Schnelle
2011-06-10Add ACPI automatic PIC/APIC interrupt routing logic for ck804Jonathan A. Kollasch
2011-06-09Revert changes to set the sb800 to AHCI mode.Marc Jones
2011-06-07i82801gx: enable ACPI during S3 resumeSven Schnelle
2011-06-07SMM: add defines for APM_CNT registerSven Schnelle
2011-06-07re-indent, so files conform to coding guidelines.Stefan Reinauer
2011-06-06SMM: add mainboard_apm_cnt() callbackSven Schnelle
2011-06-04vt8237r: Simplify bootblock init to work around nested if() romcc problemPeter Stuge
2011-06-01trivial remove blanks at the end of lineKerry She
2011-06-01This patch fix a AMD sb800 wrapper compile warning:Kerry She
2011-05-23Correct implementation of r6608.Jonathan Kollasch
2011-05-22Ensure ck804 romstrap is 16-byte aligned.Jonathan Kollasch
2011-05-16cimx_wrapper/sb800: Fix indent in late.c:sb800_enable()Peter Stuge
2011-05-15Update gpp port configuration.Scott Duplichan
2011-05-15Program the I/O APIC ID.Scott Duplichan
2011-05-15Enable AHCI mode and hide IDE controller to reduce boot time.Scott Duplichan
2011-05-15Configure CIMx to use 33 MHz fast mode for SPD read.Scott Duplichan
2011-05-07RS780 DDI Lanes configure support,Kerry She
2011-05-07SB800 CIMX code can share the AGESA V5 lib code,Kerry She
2011-05-03i82801gx: enable SPI prefetchingSven Schnelle
2011-04-21more ifdef -> if fixes.Stefan Reinauer
2011-04-21more ifdef -> if fixesStefan Reinauer
2011-04-21some ifdef --> if fixesStefan Reinauer
2011-04-20drop dead code from sb800 bootblockStefan Reinauer
2011-04-20pci1x2x: remove latency/bridge control/cacheline size settingsSven Schnelle
2011-04-20pci1x2x: use cardbus_read_resources()/cardbus_enable_resources()Sven Schnelle
2011-04-20pci1x2x: use pci_ops set_subsystem instead of custom codeSven Schnelle
2011-04-20pci1x2x: add PCI1510 device IDsSven Schnelle
2011-04-20pci1x2x: use devicetree register configurationSven Schnelle
2011-04-20drop dead uart init code.Stefan Reinauer
2011-04-19Fix compilation of all i82371eb boards when ACPI tables aren't generatedIdwer Vollering
2011-04-19Fix some more misuses of ifdef/if definedStefan Reinauer
2011-04-18* Set USBDEBUG_DEFAULT_PORT in all southbridges and use that valueStefan Reinauer
2011-04-14drop incorrectly used CONFIG_ROM_IMAGE_SIZE and unused CONFIG_ARCHStefan Reinauer
2011-04-14nvidia mcp55: drop unused dbg_info Stefan Reinauer
2011-04-14cosmetic cleanup of sis966 usb2 code Stefan Reinauer
2011-04-12Use TOM2 for highest sysmem setting for northbound memory routing (DMA). This...Marc Jones
2011-04-11Unify use of post_codeAlexandru Gagniuc
2011-04-10In 2007 Adrian Reber suggested that we drop ASSEMBLY in favor of __ASSEMBLER__.Stefan Reinauer
2011-04-01ICH7: Fix register naming errorSven Schnelle
2011-03-28Add the SR5650 & SP5100 to the Kconfig and Makefile.incZheng Bao
2011-03-28SP5100's code is based on SB700. Change the legacy sb700 of sb7xx_51xx.Zheng Bao
2011-03-27Add AMD SR56x0 support.Zheng Bao
2011-03-17Fix power_on_after_fail handling on AMD SB600Josef Kellermann
2011-03-03Improve ck804 IOAPIC and HPET resource handling.Jonathan Kollasch
2011-03-02Fixes licensing of src/southbridge/via/k8t890/k8x8xx.h to GPLv2+ from GPLv3.Alexandru Gagniuc
generated by cgit v1.2.3 (git 2.25.1) at 2024-08-15 06:56:53 +0000