index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
southbridge
Age
Commit message (
Expand
)
Author
2012-07-16
Define global uma_memory variables
Kyösti Mälkki
2012-07-14
AGESA F15 wrapper for Hudson.
zbao
2012-07-03
Fix AMD S3 block generator on Cygwin
Patrick Georgi
2012-07-03
AGESA F15 wrapper for Trinity
zbao
2012-06-23
i3100: add smbus_write_byte()
Sven Schnelle
2012-06-21
i3100: Enable second IOAPIC for PCI-X
Sven Schnelle
2012-06-21
Don't use 64-bit constant 0x100000000 in linker scripts
Nico Huber
2012-06-12
Update SB800 CIMX FADT
Martin Roth
2012-05-30
Provide functions to access arbitrary GPIO pins and vectors
Vadim Bendebury
2012-05-30
Add support for Panther Point to SPI driver
Stefan Reinauer
2012-05-29
Fix compilation with CONFIG_DEBUG_SPI_FLASH enabled
Stefan Reinauer
2012-05-29
Fix full reset for Ivy Bridge platforms
Vadim Bendebury
2012-05-24
cbtypes.h: Unify cbtypes.h used in AMD board's code
Vikram Narayanan
2012-05-15
Fix fadt legacy free setting.
Marc Jones
2012-05-12
Add legacy free setting and override to fadt.c
Marc Jones
2012-05-12
Merge sb800 fadt fixes from South Station mainboard to southbridge fadt.
Marc Jones
2012-05-10
Add SPI flash driver
Stefan Reinauer
2012-05-10
Unmark source files as executables
Alec Ari
2012-05-09
Move fadt.c to the cimx sb800 southbridge directory to be shared.
Marc Jones
2012-05-09
Add simple PMIO & PMIO2 read/write routines to CIMX wrapper
Martin Roth
2012-05-08
Some more #if cleanup
Patrick Georgi
2012-05-08
Clean up #ifs
Patrick Georgi
2012-05-01
Fix issue with PCIe power management setup
Duncan Laurie
2012-05-01
Add an option to enable PCIe root port coalescing
Duncan Laurie
2012-05-01
Update PCIe Root Port _PRT to handle re-mapped functions
Duncan Laurie
2012-05-01
Fix SATA port map to only enable port 0
Stefan Reinauer
2012-05-01
Don't disable ACPI in the S3 resume path
Duncan Laurie
2012-05-01
add new LPC controller device ID value
Vadim Bendebury
2012-05-01
Allow device ID arrays in the PCI driver structure
Vadim Bendebury
2012-04-27
Cougar Point southbridge: Add includes and drop post_code()
Stefan Reinauer
2012-04-27
SMM: unify mainboard APM command handlers
Stefan Reinauer
2012-04-24
Intel 82801dx: compile early_smbus as separate object
Kyösti Mälkki
2012-04-20
Refactor some alignment handling
Patrick Georgi
2012-04-19
Do not produce temp s3.rom if the board doesn't need it.
zbao
2012-04-17
More portable s3 scratch space creation
Patrick Georgi
2012-04-12
Add Southbridge support for S3.
zbao
2012-04-12
Unify IO APIC address specification
Patrick Georgi
2012-04-04
Add support for Intel Panther Point PCH
Stefan Reinauer
2012-04-02
Add sb800 spi support.
zbao
2012-03-27
Add support for RDC R8610 Southbridge
Rudolf Marek
2012-03-24
i82801gx: Support power-on-after-power-fail better
Patrick Georgi
2012-03-24
i82801gx: Use CMOS variable if available for power-on on power failure
Patrick Georgi
2012-03-16
VIA southbridge K8T890: Apply un-written naming rules
Kyösti Mälkki
2012-03-07
Move C labels to start-of-line
Patrick Georgi
2012-02-29
AMD southbridge: remove sp5100
Kyösti Mälkki
2012-02-22
amd/sb600: Move HAVE_HARD_RESET to southbridge
Patrick Georgi
2012-02-20
Force SB600 bootblock to use I/O for PCI config
Dave Frodin
2012-02-20
Force SB700 bootblock code to use I/O for PCI config cycles.
Dave Frodin
2012-02-20
Force SB800 bootblock to use I/O for PCI config
Dave Frodin
2012-02-20
Fixes Fam10/SR5650 cpu not recognized message.
Dave Frodin
[next]