summaryrefslogtreecommitdiff
path: root/src/southbridge
AgeCommit message (Expand)Author
2019-11-16sb/intel/i82801gx: Only include SPI code with SPI boot devicesArthur Heymans
2019-11-15nb/intel/x4x: Move to C_ENVIRONMENT_BOOTBLOCKArthur Heymans
2019-11-15nb/intel/i945: Initialize console in bootblockArthur Heymans
2019-11-15nb/intel/i945: Move to C_ENVIRONMENT_BOOTBLOCKArthur Heymans
2019-11-14sb/intel/i82801gx: Don't setup CIR when the northbridge is x4xArthur Heymans
2019-11-14sb/intel/i82801jx: Move early sb init to a common placeArthur Heymans
2019-11-14sb/intel/i82801gx: Add common early codeArthur Heymans
2019-11-13sb/intel/i82801gx,ix,jx: Move HAVE_SMI_HANDLER conditionalKyösti Mälkki
2019-11-13sb/intel/i82801dx,ix: Replace SMM_ASEG conditionalKyösti Mälkki
2019-11-13sb/intel: Remove ENABLE_ACPI_MODE_IN_COREBOOTKyösti Mälkki
2019-11-13sb/intel/i82801jx: Enable upper 128bytes of CMOSArthur Heymans
2019-11-13sb/intel/i82801gx: Add a function to set up BARArthur Heymans
2019-11-13intel/82801dx,ix: Rename SMM_ASEG functionsKyösti Mälkki
2019-11-12sb/intel/i82801jx: Add common code for LPC decodeArthur Heymans
2019-11-12sb/intel/i82801gx: Add common LPC decode codeArthur Heymans
2019-11-10sb/intel/common: Remove the SOUTHBRIDGE_INTEL_COMMON Kconfig symbolArthur Heymans
2019-11-10sb/intel/common: Make COMMON_RESET optionalArthur Heymans
2019-11-10sb/intel/common: Make linking rtc.c conditionalArthur Heymans
2019-11-09arch/x86: Replace some __SMM__ guardsKyösti Mälkki
2019-11-09ELOG: Avoid some preprocessor useKyösti Mälkki
2019-11-09ELOG: Introduce elog_gsmi variantsKyösti Mälkki
2019-11-08sb,soc/intel: Reduce preprocessor use with ME debuggingKyösti Mälkki
2019-11-08arch/x86: Drop some __SMM__ guardsKyösti Mälkki
2019-11-04sb/intel: Use defined CONFIG_HPET_ADDRESSElyes HAOUAS
2019-11-04sb/intel/lynxpoint: Use sb/intel/common/platform.aslArthur Heymans
2019-11-04mb/*/*{bd82x6x/ibexpreak}: Use sb/intel/common/acpi/platform.aslArthur Heymans
2019-11-04sb/intel/common/platform.asl: Remove setting unused GNVSArthur Heymans
2019-11-04sb/intel/i82801jx/nvs.h: include required headerArthur Heymans
2019-11-04sb/intel: Move 'smbus.asl' to common placeElyes HAOUAS
2019-11-01soc/intel/{IA-CPU/SOC}: Move sleepstates.asl into southbridge/intel/common/acpiSubrata Banik
2019-10-30sb/intel/common: Make linking pmbase.c conditionalArthur Heymans
2019-10-30sb/intel/common/Makefile: Use 'all' class to link files in all stagesArthur Heymans
2019-10-30src/southbridge: change "unsigned" to "unsigned int"Martin Roth
2019-10-28nb/intel/gm45: Add C_ENVIRONMENT_BOOTBLOCK supportArthur Heymans
2019-10-28src/southbridge: Use 'include <stdlib.h>' when appropriateElyes HAOUAS
2019-10-28src: Remove unused '#include <cpu/cpu.h>'Elyes HAOUAS
2019-10-22sb/intel/i82801gx: Set FERR# Mux Enable only on mobile platformsArthur Heymans
2019-10-22sb/intel/common/smihandler: Fix compilation on x86_64Patrick Rudolph
2019-10-21src/{device,drivers,mb,nb,soc,sb}: Remove unused 'include <console/console.h>'Elyes HAOUAS
2019-10-21sb/lynxpoint: Fix 'dead increment'Elyes HAOUAS
2019-10-20mb/lenovo/x200: Add ThinkPad X301 as a variantBill XIE
2019-10-18src: Remove unused include '<device/pci_ids.h>'Elyes HAOUAS
2019-10-17nb/intel/nehalem: use pmclib to detect S3 resumeArthur Heymans
2019-10-16sb/intel/bd82x6x/lpc: Set up default LPC decode rangesArthur Heymans
2019-10-14sb/intel/i82801ix: Add common code to set up LPC IO decode rangesArthur Heymans
2019-10-13nb/intel/nehalem: Move to C_ENVIRONMENT_BOOTBLOCKArthur Heymans
2019-10-13sb/intel/ibexpeak: Move some early PCH init after console initArthur Heymans
2019-10-11sb/intel/i82801gx: Move CIR init to a common placeArthur Heymans
2019-10-09sb/intel/bd82x6x: Remove setting up lpc decode ranges in ramstageArthur Heymans
2019-10-09acpi_table_header: Replace hard-coded length via sizeof(acpi_fadt_t)Himanshu Sahdev
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-21 23:53:45 +0000