summaryrefslogtreecommitdiff
path: root/src/southbridge
AgeCommit message (Expand)Author
2013-03-22Unify setting i82801e LPCKyösti Mälkki
2013-03-22Fix compilation of Intel LynxPoint based boardsStefan Reinauer
2013-03-22romstage: add support for vboot firmware selectionAaron Durbin
2013-03-22x86: Unify arch/io.h and arch/romcc_io.hStefan Reinauer
2013-03-21lynxpoint: Fix up handling for LynxPoint-LP chipsetsDuncan Laurie
2013-03-21lynxpoint: Change sata.c to get rid of #ifDuncan Laurie
2013-03-21lynxpoint: Fix ELOG logging of power management eventsDuncan Laurie
2013-03-21haswell/lynxpoint: Use new PCH/PM helper functionsDuncan Laurie
2013-03-21lynxpoint: Fix GPIO and PM base reservationsDuncan Laurie
2013-03-21lynxpoint: remove DEBUG_PERIODIC_SMISDuncan Laurie
2013-03-21lynxpoint: Add power management helper functionsDuncan Laurie
2013-03-21lynxpoint: Add helper functions for reading PM and GPIO baseDuncan Laurie
2013-03-21lynxpoint: Add function for checking for LP chipsetDuncan Laurie
2013-03-21lynxpoint: Enable EC IO ports 0x62/0x66Duncan Laurie
2013-03-21lynxpoint: update MBP give up routineAaron Durbin
2013-03-21LynxPoint: Move RCBA helper function to its own fileDuncan Laurie
2013-03-19lynxpoint: Add cbfs_load_payload() implementationAaron Durbin
2013-03-19bd82x6x: Fix compiling with USB debug port supportRonald G. Minnich
2013-03-18lynxpoint: Move a bit of generic RCBA into early_pchDuncan Laurie
2013-03-18haswell: Use SMM ModulesAaron Durbin
2013-03-17Intel HD Audio: clean up initialization codeStefan Reinauer
2013-03-17haswell platforms: restructure romstage mainAaron Durbin
2013-03-17bd82x6x: Add config option to force SATA link to different speeds.Shawn Nematbakhsh
2013-03-17Pantherpoint: Add XHCI device initDuncan Laurie
2013-03-17bd82x6x: don't use absolute symbolsAaron Durbin
2013-03-17Add bd82x6x XHCI(USB3) S3/S4 workaroundMarc Jones
2013-03-17Add bd82x6x PCH functions to SMMMarc Jones
2013-03-17lynxpoint: Add support for disabling ULT devicesDuncan Laurie
2013-03-14lynxpoint: lpc resource reservationsAaron Durbin
2013-03-14haswell: more ULT/LP support and minor tweaksDuncan Laurie
2013-03-14lynxpoint: Update device IDs and clock gating setupDuncan Laurie
2013-03-14lynxpoint: Add new GPIO interface for Lynxpoint-LPDuncan Laurie
2013-03-14lynxpoint: Add Kconfig entry for Low Power chipsetDuncan Laurie
2013-03-14lynxpoint: ME to BIOS Payload UpdatesAaron Durbin
2013-03-14lynx point: add new ME status informationAaron Durbin
2013-03-14haswell: remove GPIO60 memory reset gate on S3 transitionDuncan Laurie
2013-03-14haswell: remove explicit pcie config accessesAaron Durbin
2013-03-14lynxpoint: PMIR register renameAaron Durbin
2013-03-14lynxpoint: Management Engine UpdatesAaron Durbin
2013-03-14haswell: add PCI id supportAaron Durbin
2013-03-14lynxpoint: Update IOBP programming methodDuncan Laurie
2013-03-14haswell: Add initial support for Haswell platformsAaron Durbin
2013-03-12AMD CIMx SB800: Enable AHCI mode for SATA controller by defaultPaul Menzel
2013-03-09Add Intel Panther Point USB3 initializationMarc Jones
2013-03-06AMD SB800: don't switch clock from 14 to 48 MHz for smscsuperioJens Rottmann
2013-03-01GPLv2 notice: Unify all files to just use one space in »MA 02110-1301«Paul Menzel
2013-02-28Use defines for some i82801ex/gx registersKyösti Mälkki
2013-02-27smm: Update rev 0x30101 SMM revision save stateAaron Durbin
2013-02-26Unify setting 82801a/b/c/d IOAPIC IDKyösti Mälkki
2013-02-25AMD Southbridge: Add RTC init to lpc_initMike Loptien
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-17 04:48:01 +0000