index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
vendorcode
/
amd
/
agesa
/
f12
Age
Commit message (
Expand
)
Author
2014-05-06
Introduce stage-specific architecture for coreboot
Furquan Shaikh
2014-04-09
vendorcode/amd/agesa: Do not hardcode ROM base address
Alexandru Gagniuc
2014-03-02
vendorcode/amd/agesa/f*: Improve gcccar.inc assembler compatibility.
Edward O'Callaghan
2013-12-07
Correct file permissions.
Idwer Vollering
2013-12-07
src/vendorcode/amd: remove Visual Studio remnants.
Idwer Vollering
2013-12-05
AMD IMC AGESA: Access the data in stack by correct length
Zheng Bao
2013-09-24
southbridge/cimx/sb900: Rename headers to match sb700 & sb800
Corey Osgood
2013-05-03
AMD SATA: Correct »them implement« to »then implement« in comments
Paul Menzel
2013-03-08
AGESA: Fix CR0_PE bit define
Konstantin Aladyshev
2013-03-08
AGESA: Fix bug in AMD_DISABLE_STACK_FAMILY_HOOK_F15
Konstantin Aladyshev
2013-02-18
AMD Family12h: Fix warnings
Martin Roth
2013-01-02
AGESA: Use `Flag=AGESA_SUCCESS` instead of `TRUE` in DMI related functions
Aladyshev Konstantin
2012-05-10
Unmark source files as executables
Alec Ari
2012-03-14
AGESA family 12 changes to fix torpedo warnings
Martin Roth
2011-09-15
AMD Agesa macro expansion fix
efdesign98
2011-08-06
Update AMD F14 Agesa to support Rev C0 cpus
efdesign98
2011-06-21
Add AMD Family 12 cpu Agesa code
efdesign98