index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
vendorcode
/
amd
/
agesa
/
f14
/
Proc
/
CPU
Age
Commit message (
Expand
)
Author
2017-08-31
AGESA f14 vendorcode: Split to Makefile.inc files
Kyösti Mälkki
2017-08-28
AGESA f10 vendorcode: Remove unused sources
Kyösti Mälkki
2017-03-09
AGESA: Make eventlog more tolerant to failures
Kyösti Mälkki
2017-03-09
AGESA: Apply a threshold on event logging
Kyösti Mälkki
2016-06-04
AGESA: Drop unused assembly files
Kyösti Mälkki
2016-01-07
src/vendorcode/amd: correct spelling of MTRR
Paul Menzel
2015-03-07
AMD: Uniformly define MSRs for TOP_MEM and TOP_MEM2
Kyösti Mälkki
2015-01-31
vendorcode/amd/agesa/f14: update microcode
Nicolas Reinecke
2014-07-10
vendorcode/amd/agesa/f14: Trivial - drop whitespaces in .h
Edward O'Callaghan
2014-07-10
vendorcode/amd/agesa/f14: Trivial - drop trailing whitespaces
Edward O'Callaghan
2013-02-06
AMD Fam14 - Fix warnings
Martin Roth
2013-01-02
AGESA: Use `Flag=AGESA_SUCCESS` instead of `TRUE` in DMI related functions
Aladyshev Konstantin
2012-04-12
S3 code in vendorcode folder.
zbao
2012-04-02
S3 code whitespaces changes.
zbao
2011-08-06
Update AMD F14 Agesa to support Rev C0 cpus
efdesign98
2011-06-22
Move existing AMD Ffamily14 code to f14 folder
efdesign98