summaryrefslogtreecommitdiff
path: root/src/vendorcode/amd/agesa
AgeCommit message (Expand)Author
2019-11-20vc/amd/agesa: Remove fam12Joe Moore
2019-11-14vendorcode/amd/agesa: Correct typoWim Vervoorn
2019-10-22vc/amd/agesa/f16kb: Cast to UINT64 to avoid overflowJoe Moore
2019-10-22vc/amd/agesa/f16kb: Remove redundant value assignmentJoe Moore
2019-08-22AGESA: Restrict use of -fno-zero-initialized-in-bssKyösti Mälkki
2019-08-20AGESA,binaryPI: Replace use of __PRE_RAM__Kyösti Mälkki
2019-08-20AGESA: Define extra CFLAGS just onceKyösti Mälkki
2019-07-19src: Make implicit fall throughs explicitJacob Garber
2019-07-12vendorcode/amd/agesa/f15tn: Fix condition that has identical branchesElyes HAOUAS
2019-06-15vendorcode/agesa/*/Proc/IDS/Library/IdsLib.c: Fix logical 'or' testsElyes HAOUAS
2019-06-15vendorcode/agesa: Fix check for valid PhyLaneElyes HAOUAS
2019-05-25AGESA f12 f14 vendorcode: Clean up extra CFLAGSKyösti Mälkki
2019-05-25AGESA: Move heap_status_name() implementationKyösti Mälkki
2019-05-23AGESA binaryPI: Sync STRUCT_NAME definitionsKyösti Mälkki
2019-05-20src/vendorcode/amd/agesa/f15tn: Update microcode to version 0x600111F 2018-03-05Mike Banon
2019-05-20src/vendorcode/amd/agesa/f16kb: Update microcode to version 0x7000110 2018-02-09Mike Banon
2019-05-06Fix code that would trip -Wtype-limitsJulius Werner
2019-04-07vc/amd/agesa/f14: Add missing break statementJacob Garber
2019-04-04Make common macros double-evaluation safeJulius Werner
2019-03-08coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)Julius Werner
2019-02-25AGESA vendorcode: Define libagesa rule just onceKyösti Mälkki
2019-01-17vendorcode/{amd,cavium,intel}: Remove trailing whitespacePeter Lemenkov
2018-12-18Fix typos involving "the the"Jonathan Neuschäfer
2018-10-23src: Typo fix (cosmetic)Peter Lemenkov
2018-09-20src/vendorcode/amd/agesa: Improve formatting of some f12 and f14 microcodesMike Banon
2018-09-20src/vendorcode/amd/agesa/f12: Update microcode to version 0x3000027 2011-09-13Mike Banon
2018-08-20vendorcode/amd/agesa/f15tn: add Richland RL-A1 to the equivalence tableMike Banon
2018-05-10AGESA f14: Remove OPTION_DDR2Kyösti Mälkki
2018-05-10AGESA f14 vendorcode: Only have f14 Ontario configKyösti Mälkki
2018-05-06AGESA: Remove remains of HT recoveryKyösti Mälkki
2018-05-06AGESA f14: Remove early HT initKyösti Mälkki
2018-05-06AGESA: Run ar with DTKyösti Mälkki
2018-05-03vendorcode/amd/agesa: Fix variable length array declarationKyösti Mälkki
2018-05-03vendorcode/amd/agesa: Fix variable length array declarationPaul Menzel
2018-01-24AGESA f15 cimx/sb700: Remove vendorcode sourceKyösti Mälkki
2018-01-24AGESA f15 cimx/sb700: Remove unused chips codeKyösti Mälkki
2018-01-23AGESA_LEGACY: Apply final cleanup and file removalsKyösti Mälkki
2018-01-17AGESA f15: Drop CAR teardown without POSTCAR_STAGEKyösti Mälkki
2017-10-19src/vendorcode/amd: Use AR variable in MakefilesMartin Roth
2017-10-05AGESA vendorcode: Add ENABLE_MRC_CACHE optionKyösti Mälkki
2017-09-26AGESA: Drop CAR teardown without POSTCAR_STAGEKyösti Mälkki
2017-09-26AGESA: Implement POSTCAR_STAGEKyösti Mälkki
2017-09-26AGESA: Fix OptionsIds.h includeKyösti Mälkki
2017-09-26AGESA: Allow const PcieComplexList for OemCustomizeKyösti Mälkki
2017-09-13AGESA buildsystem: Reduce include path exposureKyösti Mälkki
2017-09-13AGESA vendorcode: Remove AGESA_ENTRY_INIT_RECOVERYKyösti Mälkki
2017-09-13AGESA vendorcode: Move PlatformInstall.hKyösti Mälkki
2017-09-13agesa/f15tn: Remove unnecessary logic opDamien Zammit
2017-09-06AGESA vendorcode: Auto include-dirsKyösti Mälkki
2017-08-31AGESA: Remove separate f15rlKyösti Mälkki
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-18 00:16:42 +0000