summaryrefslogtreecommitdiff
path: root/src/vendorcode/amd
AgeCommit message (Expand)Author
2013-02-11AMD SB900: fix warningsMartin Roth
2013-02-06AMD Fam14 - Fix warningsMartin Roth
2013-01-22F15tn: Fix all warnings, enable warnings as errorsMartin Roth
2013-01-21Save and restore F15TN graphics command registerMartin Roth
2013-01-21F15tn / Hudson: Change SATA NumOfPorts register settingMartin Roth
2013-01-10Fix 2 infinite loops if IMC doesn't respondMartin Roth
2013-01-02AGESA: Use `Flag=AGESA_SUCCESS` instead of `TRUE` in DMI related functionsAladyshev Konstantin
2012-12-12SB800: Add IMC ROM and fan control.Martin Roth
2012-10-30Fix ExecuteFinalHltInstruction function in f15h family codeKostr
2012-10-22change conflicted typedef in src/vendorcode/amd/agesa/f15/Porting.hSiyuan Wang
2012-08-13AMD Hudson: Enable HD audiozbao
2012-07-25AMD Family 15tn: Set the default return value as AGESA_SUCCESS instead of TRUEzbao
2012-07-03AGESA F15tn: AMD family15 AGESA code for Trinityzbao
2012-05-24cbtypes.h: Unify cbtypes.h used in AMD board's codeVikram Narayanan
2012-05-10CIMx: Allow #define LEGACY_FREE overridesMartin Roth
2012-05-10Unmark source files as executablesAlec Ari
2012-04-12S3 code in vendorcode folder.zbao
2012-04-02S3 code whitespaces changes.zbao
2012-03-14AGESA family 12 changes to fix torpedo warningsMartin Roth
2012-02-02SB700 southbridge: AMD SB700/SP5100 southbridge CIMX codeKerry Sheh
2012-02-02RD890 Northbridge: AMD RD890/SR56X0 Northbridge CIMX codeKerry Sheh
2012-01-26AGESA F15: AMD family15 AGESA codeKerry Sheh
2011-12-02Change AMD vendorcode buildKyösti Mälkki
2011-10-14Fix AMD SB800 (cimx) southbridge code to compile with gcc 4.6Stefan Reinauer
2011-10-11sb800: sata combine mode configure fixKerry Sheh
2011-09-15AMD Agesa macro expansion fixefdesign98
2011-09-15AMD Agesa changes to fix F14 boot issuesefdesign98
2011-09-07AMD SB800 southbridge updateKerry She
2011-09-07AMD F14 southbridge updateKerry She
2011-08-09AMD Family 14 Agesa warning fixefdesign98
2011-08-06Update AMD F14 Agesa to support Rev C0 cpusefdesign98
2011-07-22Update AMD SR5650 and SB700efdesign98
2011-07-15Add the AMD Family10 Agesa codeefdesign98
2011-06-28Addition of Family12/SB900 wrapper codeefdesign98
2011-06-22Move existing AMD Ffamily14 code to f14 folderefdesign98
2011-06-22Rename {CPU|NB|SB}/amd/*_wrapper foldersefdesign98
2011-06-21Add AMD SB900 CIMx codeefdesign98
2011-06-21Add AMD Family 12 cpu Agesa codeefdesign98
2011-06-01trivial remove blanks at the end of lineKerry She
2011-06-01This patch fix a AMD sb800 wrapper compile warning:Kerry She
2011-05-15Remove multiple mmconf settings and just use kconfig setting.Marc Jones
2011-05-15Move mmconf base from e0000000 to f8000000 to avoid conflict with UMA BAR.Scott Duplichan
2011-05-15Fix ACPI shutdown function by removing reliance on SMI.Scott Duplichan
2011-05-07SB800 CIMX code can share the AGESA V5 lib code,Kerry She
2011-05-071. move _mm_clflush_fs() to __SSE3__ block, because __builtin_ia32_sfence() i...Kerry She
2011-05-07put the amdlib and agesa constant to .rodata segment.Kerry She
2011-05-05Adds VOID to empty parameter lists to get rid of some build warnings.Frank Vibrans
2011-05-05Remove AMD Agesa requirement for standard include filesFrank Vibrans
2011-03-17Fix breaking the build after removing files in tthe previous checkin. Marc Jones
2011-03-17Perform cleanup and file shrinkage of the AMD AGESA code.Frank.Vibrans
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-23 02:22:54 +0000